SUIF-Based Retargetable DSP Code Generation for Telecommunication Application
نویسنده
چکیده
Conventional manual approach to DSP code generation usually takes the major manpower allocation in telecommunication design. A retargetable DSP code generation methodology based on SUIF is therefore proposed to address this problem in Fujitsu telecommunication design environment. This automatic code generation ow is brieey reported in this paper. Some essential code generation issues speciic to telecommunication application are also discussed.
منابع مشابه
Chess: retargetable code generation for embedded DSP processors
This chapter introduces Chess, a retargetable code generation environment for xed-point DSP processors. Chess addresses a range of commercial as well as application-speciic processors, which are increasingly being used for embedded applications in telecommunications, speech and audio processing. Chess is based on a mixed be-havioural/structural processor representation model, which can account ...
متن کاملMethods for Retargetable Dsp Code Generation
E cient embedded DSP system design requires methods of hardware/software codesign. In this contribution we focus on software synthesis for partitioned system behavioral descriptions. In previous approaches, this task is performed by compiling the behavioral descriptions onto standard processors using target-speci c compilers. It is argued that abandoning this restriction allows for higher degre...
متن کاملEfficient code generation for ASIPs with different word sizes
We propose a complete methodology for extending our automatic ASIP (Architecture Specific Instruction set Processor) synthesis framework to a much wider target architecture space. In this new architecture space the width of the integer data word and of any hardware resource data path is user-definable and application specific. This methodology, developed on the basis of a retargetable C compile...
متن کاملA retargetable VLIW compiler framework for DSPs withinstruction-level parallelism
A standard design methodology for embedded processors today is the system-on-a-chip design with potentially multiple heterogeneous processing elements on a chip, such as a very long instruction word (VLIW) processor, digital signal processor (DSP), and field-programmable gate array. To be able to program these devices, we need compilers that are capable of generating efficient code for the diff...
متن کاملAn Instruction Set Description Language for Retargetability 2 DSP Core Program ROM RAM ASIC
We present the Instruction Set Description Language, ISDL, a machine description language used to describe target architectures to a retargetable compiler. A retargetable compiler is capable of compiling application code into machine code for diierent processors. The features and exibility of ISDL enable the description of vastly diierent architectures such as an ASIP VLIW processor and a comme...
متن کامل