14-Bit 1MS/s Cyclic-Pipelined ADC
نویسنده
چکیده
This paper presents a 14-bit cyclic-pipelined Analog to digital converter (ADC) running at 1 MS/s. The architecture is based on a 1.5-bit per stage structure utilizing digital correction for each stage. The ADC consists of two 1.5-bit stages, one shift register delay line, and digital error correction logic. Inside each 1.5-bit stage, there is one gain-boosting op-amp and two comparators. The ADC was implemented in 0.18μm CMOS process and the design has an area of approximately 0.2mm. The ADC has a differential input range of 1.2 Vpp. The circuit has an average power consumption of 3.5mA with 10MHz sampling clocks. The post-layout simulations of the design satisfy 12-bit SNDR with a full-scale sinusoid input. Keywords—Analog to digital converter, cyclic, gain-boosting, pipelined.
منابع مشابه
A 10 Bit 40-MS/s Pipelined Analog-to-Digital Converter for IEEE 802.11a WLAN Systems
This work describes a 10-bit 40MS/s pipelined analog-to-digital converter (ADC) which is used in IEEE 802.11a WLAN system. This pipelined ADC is consisted of one sample-and-hold (S/H) circuit and nine uniform pipelined stages. In this pipelined ADC, the resolution for the S/H circuit and each single pipelined stage is up to 12 bit and 14 bit respectively at 8 MHz input frequency. The spurious f...
متن کاملDesign and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction
The paper describes an improved architecture of an 8-bit Analog to Digital Converter (ADC) based upon both the traditional Pipeline and the Cyclic ADC architectures. Cyclic ADC has a very low component count but the flip side is that it has a very low speed. On the other hand, a pipeline ADC has a comparatively higher speed but needs more number of components than a Cyclic ADC the component cou...
متن کاملA Digitally Assisted Gain and Offset Error Cancellation Technique for a CMOS Pipelined ADC with a 1.5-bit Bit-Block Architecture
This paper proposes a very simple method of eliminating the gain and offset errors caused by mismatches of elements, such as capacitors, for a high-speed CMOS pipelined ADC with a 1.5-bit architecture. The gain and offset errors in a bit-block due to capacitor mismatch are analog-to-digital (A-D) converted without correcting errors, but by exchanging capacitors at every clock. The obtained resu...
متن کاملA pipelined SAR ADC with gain-stage based on capacitive charge pump
This paper presents a 14-bit, tunable bandwidth two-stage pipelined successive approximation analog to digital converter which is suitable for low-power, cost-effective sensor readout circuits. To overcome the high DC gain requirement of operational transconductance amplifier in the gain-stage, the multi-stage capacitive charge pump (CCP) was utilized to achieve the gain-stage instead of using ...
متن کاملA 12-bit 20-MS/s Pipelined ADC with Nested Digital Background Calibration*
A 12-b 20-MS/s pipelined ADC is calibrated using an algorithmic ADC, which is itself calibrated. With background calibration, the peak SNDR and SFDR of the pipeline are 70.8 dB and 93.3 dB, respectively. The total power dissipation is 254 mW from 3.3 V. The active area is 7.5 mm in 0.35 m CMOS.
متن کامل