Design Methodology of the Heterogeneous Multi-core Processor With the Combination of Parallelized Multi-core Simulator and Common Register File-Based Instruction Set Extension Architecture
نویسندگان
چکیده
SPECIAL ISSUE PAPERS The Synchronization Problem for a Class of Supply Chain Complex Networks Xiaobing Gan and Jingyi Wang A Hybrid Genetic Algorithm for Constrained Optimization Problems Da-lian Liu, Xiao-hua Chen, and Jin-ling Du New Heuristic Algorithm of RNA Structure Prediction including Pseudoknots Zhendong Liu and Daming Zhu A Hybrid Simplex Multi-Objective Evolutionary Algorithm Based on A New Fitness Assignment Strategy Xiaofang Guo and Yuping Wang Transactional Automaton-driven Web Services Selection Weitao Ha An Adaptive Multiobjective Differential Evolution Algorithm Fangqing Gu and Hai-lin Liu MOEA/D with Uniform Design for Solving Multiobjective Knapsack Problems Yan-yan Tan and Yong-chang Jiao The Simulation of Electromagnetic Suspension System Based on the Finite Element Analysis Zhengfeng Ming, Tao Wen, and Tuo Chen The Effect of the Number of Features to Supervised Chinese Word Sense Disambiguation Pengyuan Liu An IPSec Accelerator Design for a 10Gbps In-Line Security Network Processor Yun Niu, Liji Wu, and Xiangmin Zhang Multi-Agents Model and Simulation for the Evolution of Industrial Clusters Yajuan Yang and Wenxue Niu 267
منابع مشابه
Logic and Physical Synthesis Methodology for High Performance VLIW/SIMD DSP Core
We describe logic and physical synthesis methodology to achieve timing closure on a high-end VLIW/SIMD DSP processor core. The design comprises of approximately 200,000 placeable instances. The target frequency goal was to achieve 250 MHz in 130 nm technology. The VLIW/SIMD DSP is described using TIE (Tensilica Instruction Extension) language, which is a Verilog-like language for description of...
متن کاملA retargetable tool-suite for the design of application specific instruction set processors using a machine description language
This paper presents BURAQ, a DSP development framework, which aims at optimizing cost, efficiency and turn around time of System-On-Chip development. BURAQ accepts an Instruction and Architecture description (IAD) file that represents the DSP and its instruction set at a higher level of abstraction, in a proprietary language. The system then synthesizes a complete hardware description of the pr...
متن کاملInstruction Set Extension Through Partial Customization Of Low-End Risc Processor
This paper covers the design technique of an enhanced Reduce Instruction Set Computer (RISC)-based processor core using application-specific instruction-set processor (ASIP) methodology. The processor core, called UTeMRISC03, is essentially a synthesizable processor written in Verilog HDL with a 16-bit data path and a 22-bit wide instruction. Using ASIP methodology, the processor architecture i...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملVerification Challenges in Configurable Processor Design with ASIP Meister
In this presentation, several verification problems in configurable processor design synthesis are illustrated. Our research group (PEAS Project) has been developing a novel design methodology of configurable processor, that includes higher level processor specification description, HDL description generation from the specification, Flexible Hardware Model (FHM) for resource management for HDL ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- JCP
دوره 8 شماره
صفحات -
تاریخ انتشار 2013