Design and Simulation of Low Dropout Regulator
نویسندگان
چکیده
The proposed CMOS Low Dropout (LDO) regulator has been designed and simulated using TSMC 0.25μ CMOS process in cadence analog design environment . This paper illustrates the design criteria and corresponding analysis relevant to LDO. The experimental result shows that, it regulates an output voltage at 3.3V from a 3.5V supply, with a minimum dropout voltage of 200mV at a maximum output current of 50mA using a reference voltage of 1.2V. The regulator provides a load regulation of 0.092V/A, line regulation of 0.16mV/V. Efficiency of 93.27% is achieved. Detailed analysis of CMOS LDO has been presented.
منابع مشابه
Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit
Power gating technique reduces leakage power in the circuit. However, power gating leads to large voltage fluctuation on the power rail during power gating mode to active mode due to the package inductance in the Printed Circuit Board. This voltage fluctuation may cause unwanted transitions in neighboring circuits. In this work, a power gating architecture is developed for minimizing power in a...
متن کاملGURUPRASAD AND KUMARA SHAMA: AREA EFFICIENT, LOW QUIESCENT CURRENT AND LOW DROPOUT VOLTAGE REGULATOR USING 180nm CMOS TECHNOLOGY DOI: 10.21917/ijme.2016.0050
This paper illustrates the design and implementation of a Low Drop out voltage regulator which consumes low power and occupies less area. The regulator uses single stage error amplifier hence area consuming compensation capacitor is avoided. It needs only 16μA quiescent current making it suitable for low power applications. The proposed regulator has been designed in 180nm CMOS technology and p...
متن کاملDesign and analyses of a low power linear voltage regulator in 0.18um CMOS process
Linear voltage regulator is inevitable in most electronic systems and demands low power and low area. A low dropout (LDO) linear voltage regulator is proposed in this paper by utilizing Current Feedback Amplifier (CFA) technology. The design achieves low power and low area by reducing the internal compensation capacitor and resistors. The simulated result shows that the design consumes only 567...
متن کاملA Novel Fast Transient Response Low Dropout Regulator with Multi-Loop Control Technique (MLCT)
Abstract. A new multi-loop controlled low dropout (LDO) regulator featuring with improved transient response and low quiescent current is presented in this paper. The proposed Multi-Loop Control (MLC) technique adopting both feed-back and feed-forward control methods to realizes the fast response ability by regulating the load current and output voltage through separate loops rapidly. In additi...
متن کاملDesign of a Low-Dropout Regulator with On-Chip Frequency Compensation
Designed a Low-Dropout (LDO) Regulator, analyzed the circuit structure and the sub-circuit design With On-chip Frequency Compensation. Presented a novel internal frequency compensation circuit, fulfilled the use of low equivalent series resistance (ESR) load capacitor, and an accurate over-current protection circuit is realized, thus improves transient response and reduce the cost greatly. Test...
متن کامل