Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
نویسندگان
چکیده
† The author is with Department of electronics engineering and computer Science at Fukuoka University , Fukuoka-shi, 814-0180, ‡ The author is with Institute of Systems & Information Technologies/KYUSHU, Fukuoka-shi, 814-0001 § The author is with Department of Informatics at Kyushu University, Fukuoka-shi, 816-8580 Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
منابع مشابه
Comparison of State-Preserving vs. Non-State-Preserving Leakage Control in Caches
This paper compares the effectiveness of state-preserving and non-state-preserving techniques for leakage control in caches by comparing drowsy cache and gated-V for data caches using 70nm technology parameters. To perform the comparison, we use “HotLeakage”, a new architectural model for subthreshold and gate leakage that explicitly models the effects of temperature, voltage, and parameter var...
متن کاملLeakage Power Optimization Techniques for Ultra Deep Sub - Micron Multi - Level Caches Nam
On-chip L1 and L2 caches represent a sizeable fraction of the total power consumption of microprocessors. In deep sub-micron technology , the subthreshold leakage power is becoming the dominant fraction of the total power consumption of those caches. In this paper, we present optimization techniques to reduce the leakage power of on-chip caches assuming that there are multiple threshold voltage...
متن کاملLeakage Energy Reduction in On-chip Microprocessor Caches
Leakage power is becoming dominant part of the microprocessor chip power budget as feature size shrinks. Leakage energy consumption is of particular concern in memory structures, such as on-chip caches, for large scale transistors and rare access. Chipmakers have proposed many low leak circuit techniques for cache leakage control, in which gated-vdd and DVS are two effective methods. In this pa...
متن کاملDynamic Cache Way Allocation for Power Reduction キャッシュ連想度の動的変更による消費電力削減 2004 年 1 月 30
The architects and circuit designers are increasingly care about the power aspect of microprocessors. The larger amount of built-in hardware is, the higher power the processors likely consume. Low power consumption is highly required not only for the processors driven by batteries but also for the powerful desktop or server processors whose the power budgets that over 100 Watts are not so uncom...
متن کامل26.5 PVT-Aware Leakage Reduction for On-Die Caches with Improved Read Stability
Leakage control during circuit operation is more challenging than standby mode control due to the short time to deactivate blocks, large overhead energy and run-time leakage variations. This paper proposes circuit techniques that address these challenges to reduce run-time leakage in on-die SRAM caches. A source-biased gated-ground SRAM is proposed; an efficient way to utilize this technique un...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Transactions
دوره 88-A شماره
صفحات -
تاریخ انتشار 2005