Design and Analysis of Hybrid CMOS SRAM Sense Amplifier
نویسندگان
چکیده
Sense amplifiers are one of the very important peripheral components of CMOS memories. In a Hybrid Sense amplifier both current and voltage sensing techniques are used which makes it a better selection than a conventional current or voltage sense amplifiers. The hybrid sense amplifier works in three phases-Offset cancellation (200ps), Access phase (500ps) and Evaluation phase. The offset cancellation is done simultaneously with word line decoding, so as to speed up the process. The sensing range of the hybrid sense amplifier is improved from 1.18mV to 92mV. Also hybrid sense amplifier consumes very low energy of about 6.84fj. This sense amplifier is analyzed with a column of 512 SRAM cells at 180nm technology node and compared to CMOS conventional voltage sense amplifier. The circuit consumes an average power of 1.57 μW with a negligible offset of 149.3μV.
منابع مشابه
A Reliable, Process-Sensitive-Tolerant Hybrid Sense Amplifier for Ultralow Power SRAM
A novel ultra high speed, compact and least sensitive to process variation, hybrid sense amplifier is designed for ultra low power SRAM. Precisely sized current mode circuit (CMC) is designed to provide differential current from bit-lines. We eliminate the global sensing stage to save silicon area and sized the output buffers to achieve full logic swing at the output of proposed sense amplifier...
متن کاملUltra Low-Power Fault-Tolerant SRAM Design in 90nm CMOS Technology
.................................................................................................................................. iii TABLE OF CONTENTS ............................................................................................................... iv LIST OF FIGURES ....................................................................................................................
متن کاملDesign of an Embedded Fully-Depleted SOI SRAM
We describe the design of an embedded 128-Kb Silicon-OnInsulator (SOI) CMOS SRAM, which is integrated alongside an array of pitch-matched processing elements to provide massively-parallel data processing within one integrated circuit. An experimental 0.25m fully-depleted SOI process was used. The design and layout of the SOI memory core and results from calibrated circuit simulations are presen...
متن کاملComparative BTI Impact for SRAM Cell and Sense Amplifier Designs
Bias Temperature Instability (BTI) in transistors has become a major reliability challenge with the continuous downscaling of CMOS technologies. This paper presents the impact of BTI on SRAM cells and sense amplifiers (SA) while considering both high performance (HP) and low power (LP) designs in 45nm technology node. The results show that the HP designs degrades more than 2× faster than LP des...
متن کاملSense amplifier approach for high speed SRAM Cell
In this paper a high speed hybrid current mode sense amplifier is presented. Sense amplifier is the most important component of SRAM cell used to sense stored data. Sense amplifiers are used to read the contents of SRAM cells. Sense amplifiers perform amplification, delay reduction and power reduction. Earlier voltage mode sense amplifiers are used to sense the data from bitlines. But with incr...
متن کامل