Non-linearity Correction of ADCs in Software Radio Systems

نویسندگان

  • Luca De Vito
  • Linus Michaeli
  • Sergio Rapuano
چکیده

The paper presents the results of the experimental validation of a method for digital compensation of ADC non-linearity errors. First, the theory underlying the method is briefly described. Then, the compensation method has been validated both on sinusoidal signals and on 3 generation mobile telecommunication signals, compliant to 3GPP specifications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Output-Conductance Transition-Free Method for Improving Radio-Frequency Linearity of SOI MOSFET Circuits

In this article, a novel concept is introduced to improve the radio frequency (RF) linearity of partially-depleted (PD) silicon-on-insulator (SOI) MOSFET circuits. The transition due to the non-zero body resistance (RBody) in output conductance of PD SOI devices leads to linearity degradation. A relation for RBody is defined to eliminate the transition and a method to obtain transition-free c...

متن کامل

Design of High Sensitivity and Linearity Microelectromechanical Systems Capacitive Tire Pressure Sensor using Stepped Membrane

This paper is focused on a novel design of stepped diaphragm for MEMS capacitive pressure sensor used in tire pressure monitoring system. The structure of sensor diaphragm plays a key role for determining the sensitivity of the sensor and the non-linearity of the output.First the structures of two capacitive pressure sensors with clamped square flatdiaphragms, with different thicknesses are inv...

متن کامل

On A/D Converters with Low-Precision Analog Circuits and Digital Post-Correction

Progress in the fabrication of integrated circuits (ICs) enables smaller and smaller minimum feature sizes, so that more and more transistors can be realized per chip area. Digital circuits greatly benefit from the miniaturization. By contrast, analog circuits suffer from reduced precision when component sizes are decreased, because for decreased component sizes, the respective component values...

متن کامل

ADC characterization for high-speed applications

There is a rapid development of the performance of state-of-the-art analog to digital converters (ADC). Resolution and sampling rate are increasing continuously. Sampling rates in the high intermediate frequency (IF) range with sufficient dynamic range for communication applications were introduced about the turn of the millennium. Post-correction methods enable fast ADCs with modest linearity,...

متن کامل

Design for Testability That Reduces Linearity Testing Time of SAR ADCs

This brief paper describes design-for-testability (DFT) circuitry that reduces testing time and thus cost of testing DC linearity of SAR ADCs. We present here the basic concepts, an actual SAR ADC chip design employing the proposed DFT, as well as measurements that verify its effectiveness. Since the DFT circuit overhead is small, it is practicable. key words: SAR ADC, testing, DC linearity, de...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004