Design of Adaptive Hold Logic (AHL) Circuit to Reduce Aging Effects

نویسندگان

  • Vaishali S. Chirde
  • Usha Jadhav
  • I. C. Lin
  • Y. H. Cho
  • Y. M. Yang
  • S. V. Kumar
  • C. H. Kim
  • S. Khan
  • H. Kukner
  • P. Raghavan
چکیده

In VLSI, scaling methods plays an important role in reducing the power dissipation from one technology node to other technology node. The two major constraints for delay in any VLSI circuits are latency and throughput. The negative bias temperature instability (NBTI) effect occurs when a pMOS transistor is under negative bias (Vgs= -VDD) increasing the threshold voltage of pMOS transistor and reducing the speed. A similar phenomenon, positive bias temperature instability (PBTI) effect occurs when an nMOS transistor is under positive bias. These both effects degrade the transistor speed and system may fail due to timing violations. In this paper, an Adaptive Hold Logic (AHL) circuit is proposed to mitigate the performance

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing of Multiplier with Improved AHL

The effects aging of digital circuits are came into the focused due to observations made with several experiments and researchers has start working towards making changes for the improvements in base paper architecture. The integrated device suffers with NBTI and PBTI due to CMOS semiconductor properties and it affects the working of different logic operations and in the same context here we ha...

متن کامل

Aging-aware Reliable Multiplier Design with Adaptive Hold Logic

Digital multipliers are among the most critical arithmetic functional units. The overall performance of these systems depends on the throughput of the multiplier. Meanwhile, the negative bias temperature instability effect occurs when a pMOS transistor is under negative bias (Vgs= −Vdd), increasing the threshold voltage of the pMOS transistor, and reducing multiplier speed. A similar phenomenon...

متن کامل

Design and Analysis of Compressor based Dadda tree Multiplication

A multiplié is one of the key hardware blocks in most digital signal processing (DSP) systems. Typical DSP applications where a multiplier plays an important role include digital filtering, digital communications and spectral analysis. Many current DSP applications are targeted at portable, batteryoperated systems, so that power dissipation becomes one of the primary design constraints. There a...

متن کامل

Design And Implementation of High Performance Low Power Efficient Multiplier To Overcome NBTI & PBTI Effects

An identical phenomenon, positive bias temperature instability, happens when an nMOS transistor is under positive bias. Both effects degrade transistor speed, as well as in the lengthy term, the machine may fail because of timing violations. Digital multipliers are some of the most important arithmetic functional models. The general performance of those systems is dependent around the throughpu...

متن کامل

Performance optimization of Carry Select Adders using Variable Latency design style

This paper presents a Variable Latency (VL) adder. It is introduced to work at a lower time delay than that required by a Ripple Carry Adder (RCA). It proposes a new technique called HOLD LOGIC. The VL-adder design is further modified to overcome the effects of negative bias temperature instability (NBTI). In the CLDC (Carry Length Detection Circuit), more number of components are used and it p...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015