An Efficient Bit-Serial FIR Filter Architecture
نویسندگان
چکیده
A new bit-serial architecture for implementation of high order FIR filters, as well as example FPGA and CMOS realizations are introduced. This structure exploits the simplicity of coefficients which consist of two power-of-two terms to yield efficient implementations. Quantization effects are discussed and a simple block scaling method for reducing rounding and truncation noise in high order filters is also presented. This research is supportedby the Office of Naval ResearchunderGrant N00014-89-J1327,NSF Grant ECS87-13598,by an AT&T Bell Laboratories Graduate Fellowship, and by University of Kansas General Research allocation 3775-20-0038. Portions of this work were presented at ICASSP-90 in Albequerue, New Mexico.
منابع مشابه
A Novel Approach of Area-Efficient FIR Filter Design Using Distributed Arithmetic with Decomposed LUT
Abstract: In this paper, a highly area-efficient multiplier-less FIR filter is presented. Distributed Arithmetic (DA) has been used to implement a bit-serial scheme of a general asymmetric version of an FIR filter, taking optimal advantage of the 3-input LUT-based structure of FPGAs. The implementation of FIR filters on FPGA based on traditional arithmetic method costs considerable hardware res...
متن کاملFPGA-based FIR Filter Using Bit-Serial Digital Signal Processing Application Note
This application note describes the implementation of an FIR (Finite-Impulse Response) Filter with variable coefficients that fits in a single AT6002 FPGA. The filter uses a bit-serial arithmetic approach to the digital signal processing and is based upon the Atmel AT6000 series FPGAs. This note discusses the bit-serial arithmetic used for compact and efficient implementation of real-time DSP a...
متن کاملFpga-based Digit-serial Csd Fir Filter for Image Signal Format Conversion
This paper proposes the implementation of digit-serial Canonical Signed-Digit (CSD) coefficient FIR filters which can be used as format conversion filters in place of the ones employed for the MPEG2 TM5 (test model 5). A canonical digit representation of signed numbers is used to reduce the complexities in multiply operations. Practical design guidelines of digit-serial CSD FIR filter are provi...
متن کاملAn Efficient Variable-Length Tap FIR Filter Chip
Abstract This paper proposes a novel VLSI architecture for an FIR filter chip providing variable-length taps. To change the number of taps, we propose two special features called a data-reuse structure and a recurrent-coefficient scheme. These features consist of several MUXs and registers and reduce the number of gates over 20 % compared with existing chips using an address generation unit and...
متن کاملImplementation of digit serial fir filter using wireless priority service(wps)
Many efficient algorithms and architectures have been proposed for the design of low complexity fir filter. In order to design the filter a bit-parallel multiple constant multiplication (MCM) operation which dominates the complexity of the digital signal processing ,where the most importance is given to digitserial MCM design which also offers the low complexity MCM operations instead of increa...
متن کامل