High Efficient 3-input XOR for Low-Voltage Low-Power High- Speed Applications
نویسنده
چکیده
A new 3-Input XOR gate based upon the pass transistor design methodology for lowvoltage, low-voltage high-speed applications is proposed. Five existed circuits are compared with the new proposed gate. It is shown that the proposed new circuit has at least 50% improvement in power-delay product than the CPL structure and than the CMOS structure. Moreover, the proposed new circuit could also be operated as low as 1V. Thus, the proposed new circuit is suitable for low-power, low-voltage and high-speed applications.
منابع مشابه
A High Efficiency Low-Voltage Soft Switching DC–DC Converter for Portable Applications
This paper presents a novel control method to improve the efficiency of low-voltage DC-DC converters at light loads. Pulse Width Modulation (PWM) converters have poor efficiencies at light loads, while pulse frequency modulation (PFM) control is more efficient for the same cases. Switching losses constitute a major portion of the total power loss at light loads. To decrease the switching losses...
متن کاملAn Ultra High CMRR Low Voltage Low Power Fully Differential Current Operational Amplifier (COA)
this paper presents a novel fully differential (FD) ultra high common mode rejection ratio (CMRR) current operational amplifier (COA) with very low input impedance. Its FD structure that attenuates common mode signals over all stages grants ultra high CMRR and power supply rejection ratio (PSRR) that makes it suitable for mixed mode and accurate applications. Its performance is verified by HSPI...
متن کاملNew Design Methodologies for High Speed Low Power XOR-XNOR Circuits
New methodologies for XOR-XNOR circuits are proposed to improve the speed and power as these circuits are basic building blocks of many arithmetic circuits. This paper evaluates and compares the performance of various XOR-XNOR circuits. The performance of the XOR-XNOR circuits based on TSMC 0.18μm process models at all range of the supply voltage starting from 0.6V to 3.3V is evaluated by the c...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملAn Interleaved Configuration of Modified KY Converter with High Conversion Ratio for Renewable Energy Applications; Design, Analysis and Implementation
In this paper, a new high efficiency, high step-up, non-isolated, interleaved DC-DC converter for renewable energy applications is presented. In the suggested topology, two modified step-up KY converters are interleaved to obtain a high conversion ratio without the use of coupled inductors. In comparison with the conventional interleaved DC-DC converters such as boost, buck-boost, SEPIC, ZETA a...
متن کامل