A Novel Predication Scheme for a SIMD System-on-Chip
نویسندگان
چکیده
This paper presents a novel predication scheme that was applied to a SIMD system-on-chip. This approach was devised by improving and combining the unrestricted predication model and the guarded execution model. It is shown that significant execution autonomy is added to the SIMD processing elements and that the code size is reduced considerably. Finally, the implemented predication scheme is compared with predication schemes of general purpose processors, and it is shown that it enables more efficient if-conversion compilations than previous architectures.1
منابع مشابه
A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition
This paper describes a SIFT (Scale Invariant Feature Transform) descriptor generation engine which features a VLSI oriented SIFT algorithm, three-stage pipelined architecture and novel systolic array architectures for Gaussian filtering and key-point extraction. The ROIbased scheme has been employed for the VLSI oriented algorithm. The novel systolic array architecture drastically reduces the n...
متن کاملA flexible global readout architecture for an analogue SIMD vision chip
A new vision chip, SCAMP-2, has been developed in a 0.35μm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architecture. A combination of the addressing flexibility provided by the novel readout scheme and the global operation capability of the analogue processors results in the increased functionality of the smart sensor device. Exam...
متن کاملDesign of a New IPFC-Based Damping Neurocontrol for Enhancing Stability of a Power System Using Particle Swarm Optimization
The interline power flow controller (IPFC) is a concept of the FACTS controller for series compensation which can inject a voltage with controllable magnitude and phase angle among multi lines. This paper proposes a novel IPFC-Based Damping Neuro-control scheme using PSO for damping oscillations in a power system to improve power system stability. The addition of a supplementary controll...
متن کاملA Scalable Pipelined Associative SIMD Array with Reconfigurable PE Interconnection Network for Embedded Applications
This paper describes the FPGA implementation of a specialized SIMD processor array for embedded applications. An alternative to traditional SoC or MPSoC architectures, this array combines the massive parallelism inherent in SIMD architectures with the search capabilities of associative computing, producing a SIMD Processor Array System on a Chip (PASoC) well suited for applications such as data...
متن کاملHera: a Reconfigurable and Mixed-mode Parallel Computing Engine on Platform Fpgas*
The high price, long design and development cycles, programming difficulty and high maintenance cost of supercomputers limit their range of potential applications. Recent advances in Field-Programmable Gate Arrays (FPGAs) have made feasible the development of highperformance and programmable parallel systems on a programmable chip (PSOPC). PSOPC’s yield highperformance at low cost for many para...
متن کامل