Scan Chain 1 Mux 1 0 Scan Chain 2 Mux 1 0 Scan
نویسندگان
چکیده
We propose a new design for testability technique, Parallel Serial Full Scan (PSFS), for reducing the test application time for full scan embedded cores. Test application time reduction is achieved by dividing the scan chain into multiple partitions and shifting in the same vector to each scan chain through a single scan in input. The experimental results for the ISCAS89 circuits showed that PSFS technique signiicantly reduces both the test application time and the amount of test data for full scan embedded cores.
منابع مشابه
At-Speed Test Methods for LSSD and Mux Flip-Flop Designs – Best Practices
At-speed scan testing has become necessary to detect the growing population of timing defects in today’s nanometer-scale process. There are several at-speed delay test methods available in the industry to generate the delay patterns. Manufactures are continuing to look for ways to improve the effectiveness of at-speed delay test. The key is to create high quality, cost effective tests for these...
متن کاملA Novel Interconnect Camouflaging Technique using Transistor Threshold Voltage
Semiconductor supply chain is increasingly getting exposed to variety of security attacks such as Trojan insertion, cloning, counterfeiting, reverse engineering (RE) and piracy of Intellectual Property (IP) due to involvement of untrusted parties. Camouflaging of gates has been proposed to hide the functionality of gates. However, gate camouflaging is associated with significant area, power and...
متن کاملReliability Analysis of Multiplex Control System of Subsea Blowout Preventer Based on Stochastic Petri Net
Original scientific paper The multiplex (MUX) control system of subsea blowout preventer (BOP) plays a vital role in providing safe working conditions for the subsea drilling activities. According to the working states and critical failure modes of the MUX control system, this paper presents its stochastic Petri nets (SPN) model, taking into account the imperfect fault detection capacity. The n...
متن کاملLow Power Multiplexer Decomposition - Low Power Electronics and Design, 1997. Proceedings., 1997 International Symposium on
The advent of portable digital devices such as laptop personal computers has made low power circuit design an increasingly important research area. Recently, low poweT decomposition for simple logic gates such 0s AND and O R has been extensively researched. However, the problem of MUX decomposition to minimize power dissipation has not been addressed. I n this paper, we study the pToblem of low...
متن کامل1 MUX 0 L IN OUT ENABLE ICF : Instant Config OUT ENABLE IN 0 1 L PCF : Pre - Config MUX
A novel one-directional pass-through array for the computation of integer greatest common divisor is designed and implemented on Atmel FPGA. The design is based on the plus-minus GCD algorithm and works in LSB pipelined manner. In contrast with previous designs, the length of the new array is independent of the length of the operands: arbitrary long integers can be processed in multiple passes....
متن کامل