GALS Implementation of a 2-D DCT Processor
نویسندگان
چکیده
This paper describes an implementation of a 2-dimensional DCT processor and shows that the Globally Asynchronous Locally Synchronous (GALS) approach is highly suitable for implementation of such processors. Primarily the GALS approach increases the design efficiency by using the divide-and-conquer approach. Simulation results on the port controller are presented.
منابع مشابه
Port Controllers for a Gals Implementation of a 2-d Dct Processor
This paper describes an implementation of a 2-dimensional DCT processor and shows that the Globally Asynchronous Locally Synchronous (GALS) approach is highly suitable for implementation of such processors. Primarily the GALS approach increases the design efficiency by supporting the divide-and-conquer approach. The port controllers described uses standard cells to minimize the design effort wh...
متن کاملAn 8-by-8 Point 2D DCT Processor Based on the GALS Approach
In this paper we describe an implementation of a 2dimensional DCT processor and shows that the GALS (Globally Asynchronous Locally Synchronous) approach is highly suitable for implementation of such processors. Primarily it increases the design efficiency by using the divide-and-conquer approach.
متن کاملAn efficient CORDIC array structure for the implementation of discrete cosine transform
We propose a novel implementation of the discrete cosine transform (DCT) and the inverse DCT (IDCT) algorithms using a CORDIC (Coordinate Rotation DIgital Computer)-based systolic processor array structure. First, we reformulate an :\--point DCT or IDCT aigorithm into a rotation formulation which makes it suitable for CORDIC processor implementation. We then propose to use a pipelined CORDIC pr...
متن کاملDesign and Implementation of Power Efficient Micro Pipelined GALS Based 2-D FFT Processor Core
Today’s complex SOC solutions demand low power processors. Synchronous processors which consume conveniently replaced by low power delay-insensitive (DI) asynchronous logic. In this paper, a Micro-pipelined GALS based 2D Fast Fourier Transform [FFT] Processor is designed and implemented to perform power, area and timing analysis. The implemented design has given power advantage of 78.22% and ti...
متن کاملGALSification of IEEE 802.11a Baseband Processor
In this paper a Globally Asynchronous Locally Synchronous (GALS) implementation of a complex digital system is discussed. The deployed asynchronous wrappers are based on a novel request-driven technique with embedded time-out function. Each GALS block is fitted with a local clock generator for flushing the internal pipeline stages when there are no incoming requests. This request-driven techniq...
متن کامل