Automatic verification of industrial designs
نویسندگان
چکیده
منابع مشابه
State Reduction Methods for Automatic Formal Verification H Signed I H Signed I H Signed I
Validation of industrial designs is becoming more challenging as technology advances and demand for higher performance increases. One of the most suitable debugging aids is automatic formal veri cation. Unlike simulation, which tests behaviors under a speci c execution, automatic formal veri cation tests behaviors under all possible executions of a system. Therefore, it is able to detect errors...
متن کاملTool Support for Model Checking of Web Application Designs
In this work we report our experience in applying model checking techniques to the analysis of static and dynamic properties of Web application models. We propose a mix of tools that facilitate model driven design of Web applications, automatic code generation, and automatic property verification. As recommended by current tendencies in the academic field, we bridge the gap between the tools by...
متن کاملParallel Bounded Property Checking with SymC
Today, verification of industrial size designs like multi-million gate ASICs (Application Specific Integrated Circuit) and SoC (System-on-a-Chip) processors consumes up to 75% of the design effort. The trend to augment functional verification with formal verification tries to alleviate this problem. Efficient property checking algorithms based on binary decision diagrams (BDDs) and satisfiabili...
متن کاملModel Checking: From BDDs to Interpolation
In this paper we describe the development of model checking from BDD-based verification, through SAT-based bug finding, to Interpolation-based verification. Model checking is an automatic approach to formally verifying that a given system satisfies a given specification. BDD-based Symbolic Model Checking (SMC) was the first to enable model checking of real-life designs with a few hundreds of st...
متن کاملFormal Verification of SystemC Designs using the BLAST Software Model Checker
SystemC is widely used in hardware/software codesign. Although it is also used for the design of safety-critical applications, existing formal verification techniques for SystemC are still hardly used in industrial practice. The main reasons for this are scalability issues, the lacking support for many practically relevant SystemC language constructs, and that counter-examples are not always ea...
متن کامل