high speed delay-locked loop for multiple clock phase generation

نویسندگان

a. ghanbari

a. sadr

m. nikoo

چکیده

in this paper, a high speed delay-locked loop (dll) architecture ispresented which can be employed in high frequency applications. in order to design the new architecture, a new mixed structure is presented for phase detector (pd) and charge pump (cp) which canbe triggered by double edges of the input signals. in addition, the blind zone is removed due to the elimination of reset signal. therefore, operating frequency of the whole system isimproved which canbe mentioned as notable advantage of the proposed dll. to obtain more accurate phases at the output signal, a new delay cell is introduced which is controlled by a single voltage. this control voltage, through equalizing the rise and fall time, regulate duty cycle of output clock. these features along with simplicity and low power consumption qualify the proposed architecture to be widely used in high speed systems. for better realization of the designed circuit’s behavior, simulation results are presented based on tsmc 0.35µm cmos technology and 3.3-v power supply for a type ii filter which demonstrate accuracy and perfect performance of this work.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Dual Phase Detector Based Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops will be presented.  One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...

متن کامل

A Delay-locked Loop for Multiple Clock Phases/delays Generation

iii ACKNOWLEDGEMENTS I would like to express my sincere gratitude and appreciation to everyone who has helped to make this thesis possible. I would like to deliver my special thanks to my wife and my parents for their love, support, and patience. My deep appreciation also goes to Alfred Andrew for their time and valuable suggestions. Finally, I owe gratitude to all of my friends and colleagues ...

متن کامل

An All-Digital Phase-Locked Loop for High-Speed Clock Generation

An all-digital phase-locked loop (ADPLL) for high-speed clock generation is presented in this brief. The proposed ADPLL architecture uses both a digital control mechanism and a ring oscillator and, hence, can be implemented with standard cells. The ADPLL implemented in a 0.3m one-poly-four-metal CMOS process can operate from 45 to 510 MHz and achieve worst case frequency acquisition in 46 refer...

متن کامل

Design and Implementation of a High Speed Clock and Data Recovery Delay Locked Loop Using Sc Filter

This paper presents the design of a clock and data recovery circuit having a high data rate of 9.95328 Gb/s by using delay locked loop with Switched Capacitor (SC) filter to improve the jitter transfer function and jitter tolerance as it has high Q and low center frequency. From the results it is seen that the besides the conventional DLL circuit , the circuit using SC filter of fc= 311.04 MHz ...

متن کامل

Implementing an all-digital PHY and delay- locked loop for high-speed DDR2/3 memory interfaces

A high-speed DDR2, DDR2/3, or DDR3 DRAM interface for off-chip memory provides a powerful tool to meet the high-performance demands of new electronic products. However, with advancements come new challenges. The DDR DRAM high-speed interface between the system-on-chip (SoC) and off-chip memory requires specialty circuits. These circuits, often referred to as a physical layer (PHY), comprise hig...

متن کامل

منابع من

با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید


عنوان ژورنال:
journal of electrical and computer engineering innovations

ناشر: shahid rajaee teacher training university (srttu)

ISSN 2322-3952

دوره 1

شماره 1 2013

میزبانی شده توسط پلتفرم ابری doprax.com

copyright © 2015-2023