منابع مشابه
vMAGIC - Automatic Code Generation for VHDL
Automatic code generation is a standard method in software engineering, improving the code reliability as well as reducing the overall development time. In hardware engineering, automatic code generation is utilized within a number of development tools, the integrated code generation functionality, however, is not exposed to developers wishing to implement their own generators. In this paper, V...
متن کاملVHDL Code Generation in the Ptolemy II Environment
It is becoming increasingly popular to describe real time signal proessing systems targetted for FPGA or ASIC implementation using structural signal flow graphs. We have implemented support for generation of synthesizeable as well as testbench VHDL code from Ptolemy II models. A helper based approach borrowing heavily from the existing Ptolemy II C code generation framework is used. This work d...
متن کاملSynthesizable Vhdl Code Generation from Data Flow Graph
This paper discusses how we generate a VHDL code for a DSP application described in a data ow graph(DFG). Because the generated VHDL code contains only synthesizable constructs and implements details of control logics we can easily transform it into a running hardware module using logic synthesis tools. This facility is very useful for DFG based high level system design tools including our code...
متن کاملTransformation and VHDL Code Generation from Coarse-grained Dataflow Graph
This paper discusses how we generate VHDL codes for DSP applications described in data ow graphs. Because the generated VHDL code implements the details of the control structure we can easily transform it into a running circuit without any modi cation, using logic synthesis tools. To improve the quality of the synthesized circuit we apply some graph transformation techniques to an original data...
متن کاملOptimizing VHDL code for FPGA targets
As synthesis becomes popular for generating FPGA designs, the design style has to be adapted to FPGAs for achieving optimal synthesis results. In this paper, we discuss a VHDL design methodology adapted to FPGA architectures. Implementation of storage elements, nite state machines, and the exploitation of features such as fast-carry logic and built-in RAM are discussed. Using the design style d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2009
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2009/205149