منابع مشابه
LAYGEN – Automatic Analog ICs Layout Generator
This paper describes an innovative analog IC layout generation tool based on evolutionary computation techniques. The designer provides a high level layout description. This template contains placement and routing constrains and is independent from technology. This expert knowledge is used to guide an evolutionary optimization kernel during the automatic generation of the layout for the target ...
متن کاملTesting CMOS Digital ICs with Analog Techniques
In this thesis three novel analog techniques for testing CMOS Integrated circuits are presented. These techniques are based on analog circuits since they offer a number of important advantages compared to standard digital test techniques, such us less silicon area, lower power consumption and high operating speed. Therefore, the proposed techniques can be embedded in the circuit under test, con...
متن کاملParallel sizing of robust analog ICs
Parallel sizing of robust analog ICs Árpád Bűrmen, Janez Puhan, Tadej Tuma University of Ljubljana, Faculty of Electrical Engineering, Tržaška 25, Ljubljana, Slovenia
متن کاملA performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs
This paper presents a performance-driven placement algorithm for automatic layout generation of analog IC’s. The main innovations of our approach are essentially: (i) an integrated Place&Route optimization algorithm which is able to provide a realistic measurement of the interconnect parasitics, that is a key issue in performancedriven approaches; and (ii) the simultaneous consideration in the ...
متن کاملCan Asynchronous Design Reduce Power Dissipation in GaAs ICs? R.P.Ribas and A.Guyot
Asynchronous design has been considered to avoid problems like high clock frequency generation and distribution, as well as high static power consumption in GaAs digital circuits. This paper discusses the real advantages of implementing such circuits with respect to feasibility, speed performance, power dissipation and ease of design migration from CMOS to GaAs while taking into account several...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: III-Vs Review
سال: 1996
ISSN: 0961-1290
DOI: 10.1016/s0961-1290(96)80199-2