Timing-reliable Design of High-speed TigerSHARC 201 Link Transceiver
نویسندگان
چکیده
منابع مشابه
A High-Speed Clockless Serial Link Transceiver
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by using multiplexing transmitters and demultiplexing receivers that interface parallel on-chip data paths with high-speed, serial off-chip buses. While synchronous transceivers commonly use multi-phase clocks to control ...
متن کاملHigh-Speed Link Design, Then and Now
For the past 13 years, my research has included the design of high-speed chip-to-chip communication links. When this work started, most chip I/O were TTL levels, and ran at tens of MHz. Our initial work focused on understanding the basic problems of chip I/O, creating the needed circuit blocks to solve these problems, and predicting how the performance would scale with technology. Today the sit...
متن کاملThe Evolution of High-Speed Transceiver Technology
The Internet revolution has led to a massive increase in data traffic. This trend is set to continue; over the next few years and it is likely that 95% of all communication traffic will shift to data. The need to support high bandwidth traffic has required that equipment performance grow at an exponential rate. WAN equipment which only two years ago operated at speeds of OC-48 (2.5Gbps) now run...
متن کاملSelecting the Correct High Speed Transceiver Solution
Many standards and protocols are now using high speed transceivers (SERDES) as part of their physical interface. The protocols cover a spectrum of applications including communications, computer, industrial and storage, where there is a need to move large quantities of data between chips or across backplanes, but traditional parallel bus interfaces can no longer be relied upon. One technology e...
متن کاملTransmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver
Time Division Multiplexing (TDM) must be employed in multi-GSa/s transceivers in order to overcome onchip clock frequency limitations. This paper describes a transmit pre-emphasis filter for a multi-level transceiver making use of TDM. The possible applications of such a transceiver include serial links and chip-to-chip communication. The requirement of very low probability of error in the abse...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Security and Its Applications
سال: 2015
ISSN: 1738-9976
DOI: 10.14257/ijsia.2015.9.8.37