The Vacuum Divider: A Low Pressure Multiplier
نویسندگان
چکیده
منابع مشابه
Ultra Low Voltage Current Multiplier/divider
In this paper we are presenting novel current multiplier/divider circuits utilizing the power of FGUVMOS transistors. Even for ultra low supply voltages a proper operation is achieved with threshold shifting using post-fab. tuning. Measured results are provided of a multiplier working over a large magnitude in current at 0.7V power supply.
متن کاملA Multiplier with Low Jitter Using Multi-phase Clock Divider
In this paper, we propose the multiplier using the multi-phase clock divider design to realize the high-speed return from the system stand-by state in system operating state, and to reduce a time difference jitter of the output signal. The steady time difference jitter of the proposed multiplier becomes the 1 phase difference of the multi-phase clock by using the 1 + 1/k divider. It can also ob...
متن کاملNew Multiplier/Divider Using a Single Cdba
A new multiplier-divider circuit using a single Current Differencing Buffered Amplifier (CDBA) and only six MOSFETs has been presented. The proposed circuit has the advantage of simultaneously realizing a multiplier and divider without changing the circuit topology. The basic functions of the proposed circuit have been verified through PSPICE simulations using a CMOS CDBA and NMOS transistors w...
متن کاملA Cmos Current-mode Multiplier/divider Circuit
Combination of A/D-D/A converters allows implementing multiplier/divider operations. An efficient design based on continuous-time, current-mode, dividing-algorithmic converters is presented in this paper. It offers high speed and capability of low voltage operation, and it is suitable for applications of low or middle resolution (below 9 bits). In addition, the division result is given in both ...
متن کاملA High Level Synthesizable Divider-multiplier Core for Rapid Prototyping
In this paper a divider-multiplier reusable library cell is presented. The division is implemented by means of a successive multiplication algorithm. The resulting structure uses a fixed-point format and two’s complement arithmetic for any size operands. It is coded with the VHDL synthetizable subset for the Synopsys Behavioral Compiler. The area and time delay results for different operand siz...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Review of Scientific Instruments
سال: 1948
ISSN: 0034-6748,1089-7623
DOI: 10.1063/1.1741275