Testable Critical Path Selection Considering Process Variation
نویسندگان
چکیده
منابع مشابه
Data Path Selection for Multipath TCP Considering RTT
Multipath TCP (MPTCP), which is based on TCP, transports data through multiple network interfaces at the same time. It is well known that MPTCP shows better throughput than legacy single path TCP. However, we argue that single path TCP may be better than MPTCP in terms of the flow completion time when delays of paths are significantly different. To avoid this problem, we propose an efficient pa...
متن کاملStochastic Capacitance Extraction Considering Process Variation with Spatial Correlation
The increasing process variation and spatial correlation between process parameters makes capacitance extraction of interconnects an important yet challenging problem in modern VLSI designs. In this presentation, we will first introduce basic capacitance extraction flow follow by advance model considering process variation (E.g., orthogonal polynomial method). After that, approaches that solve ...
متن کاملPath Delay Fault Testable Modified Booth Multipliers
Testing of Modified Booth Multipliers (MBMs) with respect to path delay faults, is studied in this paper. Design modifications are proposed and a path selection method is suggested. The selected paths are Single Path Propagating – Hazard Free Robustly Testable (SPPHFRT) and based on their delays the delay along any other path of the MBM can be calculated. The number of the selected paths is imp...
متن کاملA Genetic Algorithm for Testable Data Path Synthesis
A high level synthesis for testability method is presented with the objective to generate testable RTL designs from behavioral descriptions. The approach is formulated as an allocation problem and solved using an efcient genetic algorithm that generates cost-effective testable designs. We follow the allocationmethodwith an automatic test point selection algorithm that trades off design area an...
متن کاملFault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits
Fault Modeling, Delay Evaluation and Path Selection for Delay Test Under Process Variation in Nano-scale VLSI Circuits. (December 2005) Xiang Lu, B.S., Xi'an Jiaotong University; M.S., Xi'an Jiaotong University Chair of Advisory Committee: Dr. Weiping Shi Delay test in nano-scale VLSI circuits becomes more difficult with shrinking technology feature sizes and rising clock frequencies. In this d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Information and Systems
سال: 2010
ISSN: 0916-8532,1745-1361
DOI: 10.1587/transinf.e93.d.59