Test Pattern Generation Algorithm Using Structurally Synthesized BDD
نویسندگان
چکیده
منابع مشابه
Feasibility of Structurally Synthesized BDD Models for Test Generation
An ATPG algorithm based on a special class of BDD models, called Structurally Synthesized BDDs (SSBDD), is presented. Experimental results show that the novel test generation approach provides a remarkable speed-up in comparison with classical gate-oriented methods. In addition, SSBDDs offer a more generalized view to the test generation problem.
متن کاملExperimental Studies on Test Pattern Generation for BDD Circuits
Synthesis for Testability has become a major issue as the size and complexity of circuits and systems is rapidly increasing. Due to their good testability design styles based on multiplexors have become very popular. Starting from a function description as a Binary Decision Diagram (BDD) the circuit is generated by a linear time mapping algorithm. Only one additional input and one inverter are ...
متن کاملEfficient Single-Pattern Fault Simulation on Structurally Synthesized BDDs
Current paper proposes an efficient alternative for traditional gatelevel fault simulation. The authors explain how Structurally Synthesized Binary Decision Diagrams (SSBDD) can be used for representation, simulation and fault modeling of digital circuits. It is shown how the first phase of any fault simulation algorithm: the fault-free simulation can be accelerated using this model. Moreover, ...
متن کاملTest pattern generation using Boolean satisfiability
This article describes the Boolean satisfiability method for generating test patterns for single stuck-at faults in combinational circuits. This new method generates test patterns in two steps: First, it constructs a formula expressing the Boolean diference between the unfaulted and faulted circuits. Second, it applies a Boolean satisjiability algorithm to the resulting formula. This approach d...
متن کاملTest Pattern Generation Using Boolean Satis ability
This article describes the Boolean satis ability method for generating test patterns for single stuck at faults in combinational circuits This new method generates test patterns in two steps First it constructs a formula expressing the Boolean di erence between the unfaulted and faulted circuits Second it applies a Boolean satis ability algorithm to the resulting formula This approach di ers fr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: GSTF INTERNATIONAL JOURNAL ON COMPUTING
سال: 2011
ISSN: 2010-2283
DOI: 10.5176/2010-2283_1.2.31