Statistical Gate-Delay Modeling with Copulas
نویسندگان
چکیده
منابع مشابه
Statistical Gate-delay Modeling with Intra-gate Variability
This paper proposes a model to calculate statistical gate-delay variation caused by intra-chip and inter-chip variabilities. The variation of each gate delay directly influences the circuitdelay variation, so it is important to characterize each gate-delay variation accurately. Every transistor in a gate affects transient characteristics of the gate, so it is indispensable to consider an intrag...
متن کاملVoltage Scalable Statistical Gate Delay Models Using Neural Net
We propose a technique to model the delay of logic gates which captures the variability of process parameters considering intra-gate variability and is voltage scalable, using feed forward neural networks. These models can be used to efficiently generate the delay statistics across different supply conditions for use in statistical timing analysis, with very small loss of accuracy compared to S...
متن کاملStatistical clock skew modeling with data delay variations
Accurate clock skew budgets are important for microprocessor designers to avoid holdtime failures and to properly allocate resources when optimizing global and local paths. Many published clock skew budgets neglect voltage jitter and process variation, which are becoming dominant factors in otherwise balanced H-trees. However, worst-case process variation assumptions are severely pessimistic. T...
متن کاملEfficient Gate Delay Modeling for Large Interconnect Loads
With fast switching speeds and large interconnect trees (MCMs), the resistance and inductance of interconnect has a dominant impact on logic gate delay. In this paper, we propose a new Π model for distributed RC and RLC interconnects to estimate the driving point admittance at the output of a CMOS gate. Using this model we are able to compute the gate delay efficiently, within 25% of SPICE-comp...
متن کاملcient Gate Delay Modeling for Large Interconnect Loads
With fast switching speeds and large interconnect trees (MCMs), the resistance and inductance of interconnect has a dominant impact on logic gate delay. In this paper, we propose a new model for distributed RC and RLC interconnects to estimate the driving point admittance at the output of a CMOS gate. Using this model we are able to compute the gate delay eeciently, within 25% of SPICE-computed...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Integrated Circuits and Systems
سال: 2020
ISSN: 1872-0234,1807-1953
DOI: 10.29292/jics.v15i3.138