RF Watt-Level Low-Insertion-Loss High-Bandwidth SOI CMOS Switches
نویسندگان
چکیده
منابع مشابه
Low Power SOI CMOS Multipliers
In this paper a new three-dimensional SOI on SOI technology is presented, then design methodologies are proposed for this technology and last, a comparison is carried out between 2D and 3D designs. Here, the P-channel devices are stacked over the N-channel ones. All gates are 0.1μm length. New design constraints are introduced. Consequently, new design methodologies and tools have to be develop...
متن کاملA Parametric Model of Low-loss Rf Mems Capacitive Switches
This paper is focused on the creation of an efficient electromagnetic model of MEMS switches which operates at microwave frequencies. The switches are first characterized using a full wave analysis based on a finite element method to extract the S-parameters of the switches for different geometrical dimensions. From the S-parameter database, a scalable lumped circuit model is extracted to allow...
متن کاملCMOS Switches Offer High Performance in Low Power, Wideband Applications
High performance RF switches are among the key building blocks required in modern wireless communication systems. Switches that provide low insertion loss, high isolation between ports, low distortion and low current consumption are much sought after for high frequency applications such as phase shifters, switchable filters, transmitters and receivers for radar systems—ranging from large instal...
متن کاملDesign and simulation of a RF MEMS shunt capacitive switch with low actuation voltage, low loss and high isolation
According to contact type, RF MEMS switches are generally classified into two categories: Capacitive switches and Metal-to-Metal ones. The capacitive switches are capable to tolerate a higher frequency range and more power than M-to-M switches. This paper presents a cantilever shunt capacitive RF MEMS switch with characteristics such as low trigger voltage, high capacitive ratio, short switchin...
متن کامل3D CMOS SOI for High Performance Computing
This paper addresses three topics : First, a new three-dimensional CMOS-SOI on SOI technology is presented, then design methodologies are proposed for this technology and last, a comparison is carried out between 2D and 3D designs. In this technology the P-channel devices are stacked over the N-channel ones. All gates are 100nm length. New design constraints are introduced. Consequently, new de...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Microwave Theory and Techniques
سال: 2018
ISSN: 0018-9480,1557-9670
DOI: 10.1109/tmtt.2018.2876825