Reconfigurable cache for real-time MPSoCs: Scheduling and implementation
نویسندگان
چکیده
منابع مشابه
Reconfigurable cache for real-time MPSoCs: Scheduling and implementation
Shared cache in modern multi-core systems has been considered as one of the major factors that degrade system predictability and performance. How to manage the shared cache for real-time multi-core systems in order to optimize the system performance while guaranteeing the system predictability is an open issue. In this paper, we present a reconfigurable cache architecture which supports dynamic...
متن کاملReal-time Reconfigurable Cache for Embedded Systems
Modern embedded systems execute a small set of applications or even a single one repeatedly. Specializing cache configurations to a particular application is well-known to have great benefits on performance and power. To reduce the searching for optimal cache configuration, a most-case optimal cache configuration searching algorithm was proposed which greatly reduces the time and power in searc...
متن کاملCache-Aware Real-Time Disk Scheduling
1Department of Computer Science, National Chung Hsing University, Taichung, Taiwan, R.O.C. 2Department of Information Management, National Central University, Jhongli City, Taoyuan, Taiwan, R.O.C. 3Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C. 4Department of Computer & Information Science, National Chiao Tung University, Hsinchu, Taiwan, R.O.C. Email: hp...
متن کاملReconfigurable cache Implementation on FPGA
Cache memory is a common structure in computer system and has an important role in microprocessor performance. The design of a cache is an optimization problem that is mainly related with the maximization of the hit ratio and the minimization of the access time. Some aspects related with the cache performance are the cache size, associativity, number of words per block and latency. In this pape...
متن کاملMulticore Real-Time Scheduling to Reduce Inter-Thread Cache Interferences
The worst-case execution time (WCET) of each real-time task in multicore processors with shared caches can be significantly affected by inter-thread cache interferences. The worst-case inter-thread cache interferences are dependent on how tasks are scheduled to run on different cores. Therefore, there is a circular dependence between real-time task scheduling, the worst-case inter-thread cache ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microprocessors and Microsystems
سال: 2016
ISSN: 0141-9331
DOI: 10.1016/j.micpro.2015.11.020