Pulse-efficient circuit transpilation for quantum applications on cross-resonance-based hardware

نویسندگان

چکیده

We show a pulse-efficient circuit transpilation framework for noisy quantum hardware. This is achieved by scaling cross-resonance pulses and exposing each pulse as gate to remove redundant single-qubit operations with the transpiler.Crucially, no additional calibration needed yield better results than CNOT-based transpilation. therefore enables usage of finite coherence time without requiring knowledge pulse-level details from user. As demonstration, we realize continuous family cross-resonance-based gates SU(4) leveraging Cartan's decomposition. measure benefits process tomography observe up 50% error reduction in fidelity RZZ({\theta}) arbitrary on IBM Quantum devices.We apply this applications running circuits Approximate Optimization Algorithm applied MAXCUT. For an 11 qubit non-hardware native graph, our methodology reduces overall schedule duration 52% errors 38%

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of A Hardware Description Language Based Quantum Circuit Simulator

Quantum theory of computation establishes that there are problems for which quantum algorithms are far more efficient than their classical counterpart. Advances in quantum computing have initiated the design of systems based on quantum logic gates. Quantum computer hardware being primarily available in research laboratories at present, it mandates the ability to design, develop and test quantum...

متن کامل

An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks

This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection and area computation operations are adopted for the realization of the hardware architecture for f...

متن کامل

A New Approach to Design Fault Coverage Circuit with Efficient Hardware Utilization for Testing Applications

Considering full-scan circuits, incompletelyspecified tests, or test cubes, are used for test data compression. When considering path delay faults, certain specified input values in a test cube are needed only for determining the lengths of the paths associated with detected faults. Path delay faults, and therefore, small delay defects, would still be detected if such values are unspecified. Th...

متن کامل

application of upfc based on svpwm for power quality improvement

در سالهای اخیر،اختلالات کیفیت توان مهمترین موضوع می باشد که محققان زیادی را برای پیدا کردن راه حلی برای حل آن علاقه مند ساخته است.امروزه کیفیت توان در سیستم قدرت برای مراکز صنعتی،تجاری وکاربردهای بیمارستانی مسئله مهمی می باشد.مشکل ولتاژمثل شرایط افت ولتاژواضافه جریان ناشی از اتصال کوتاه مدار یا وقوع خطا در سیستم بیشتر مورد توجه می باشد. برای مطالعه افت ولتاژ واضافه جریان،محققان زیادی کار کرده ...

15 صفحه اول

Efficient hardware for low latency applications

Abstract The design and development of application specific hardware structures has a high degree of complexity. Logic resources are nowadays often not the limit anymore, but the development time and especially the time it takes for testing are today significant factors that limit the possibility to implement functionality in hardware. In the following techniques are presented that help to impr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Physical review research

سال: 2021

ISSN: ['2643-1564']

DOI: https://doi.org/10.1103/physrevresearch.3.043088