Power estimation for large sequential circuits
نویسندگان
چکیده
منابع مشابه
Power estimation for large sequential circuits
A power estimation approach is presented in which blocks of consecutive vectors are selected at random from a user-supplied realistic input vector set and the circuit is simulated for each block starting from an unknown state. This leads to two (upper and lower) bounds on the desired power value which can be quite tight (under 10% difference between the two in many cases). As a result, the powe...
متن کاملPower Estimation for Sequential Logic Circuits
Recently developed methods for power estimation have primarily focused on combinational logic. In this paper, we present a framework for the eecient and accurate estimation of average power dissipation in sequential circuits. Switching activity is the primary cause of power dissipation in CMOS circuits. Accurate switching activity estimation for sequential circuits is considerably more diicult ...
متن کاملPower estimation methods for sequential logic circuits
Recently developed methods for power estimation have primarily focused on combinational logic We present a framework for the e cient and accurate estimation of average power dissi pation in sequential circuits Switching activity is the primary cause of power dissipation in CMOS circuits Accurate switching activity estimation for sequential circuits is considerably more di cult than that for com...
متن کاملEstimation of Peak Sustainable Power Consumption for Sequential Cmos Circuits
The reliability and the cost of electronic circuits are closely connected to the maximum power dissipated by them. Tools for evaluating the worst case power consumption of sequential circuits is becoming a primal concern for designers of low-power circuits. In the paper the task of estimation of peak sustainable power for CMOS synchronous sequential circuit is considered when its automaton desc...
متن کاملFast Power Estimation of Large Circuits
A new net scheduling and allocation model generates net schedules that minimize either execution time or resources. The author tested the model within a VHDL-based high-level synthesis system called Ahiles. Alternative graphs provide an efficient, uniform model describing the structure, functions, and faults in a wide class of digital circuits and for different representation levels. For test p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2001
ISSN: 1063-8210,1557-9999
DOI: 10.1109/92.924063