Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
نویسندگان
چکیده
منابع مشابه
Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
Computational Fluid Dynamics (CFD) is used as a common design tool in the aerospace industry. UPACS, a package for CFD, is convenient for users, since a customized simulator can be built just by selecting desired functions. The problem is its computation speed, which is difficult to enhance by using the clusters due to its complex memory access patterns. As an economical solution, accelerators ...
متن کاملPartial Reconfiguration using FPGA – A Review
This paper proposes a review on Partial reconfiguration using Field Programmable Gate Array (FPGA). By downloading configuration bit files Partial Dynamic Reconfiguration (PDR) dynamically modifies the hardware portion of the device. Both FPGA and reconfigurable are used to speed up the performance of various applications. This makes the FPGA to be used in new dimension with an advantage of mor...
متن کاملAbnormality Detection of ECG Signals using Partial Reconfiguration in FPGA
Reconfigurable hardware is a potential technique, which improves the performance of the systems being implemented in it. In this paper, the implementation of an ECG system for detection of abnormalities in real time has been considered using the Partial Reconfiguration technique. The implementation has been done in the Virtex-5 FPGA hardware using Verilog HDL. The performance of the implemented...
متن کاملString Matching on Multicontext FPGA using Dynamic Partial Reconfiguration
If logic be optimized for each problem instance, FPGAs do better than ASICs. CAD tools to generate problem instance dependent logic and time required configuring the FPGAs. In this paper, a novel approach for mapping and reconfiguration proposed that uses dynamic partial reconfiguration of FPGAs to do speed-up over existing approaches. Main idea is to design and map problem instance dependent l...
متن کاملScalable FPGA Architecture for DCT Computation Using Dynamic Partial Reconfiguration
In this paper, we propose FPGA-based scalable architecture for DCT computation using dynamic partial reconfiguration. Our architecture can achieve quality scalability using dynamic partial reconfiguration. This is important for some critical applications that need continuous hardware servicing. Our scalable architecture has two features. First, the architecture can perform DCT computations for ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Information and Systems
سال: 2012
ISSN: 0916-8532,1745-1361
DOI: 10.1587/transinf.e95.d.2369