Optimizing Power Heterogeneous Functional Units for Dynamic and Static Power Reduction
نویسندگان
چکیده
منابع مشابه
Optimizing Power Heterogeneous Functional Units for Dynamic and Static Power Reduction
Power consumption is the major constraint for modern microprocessor designs. In particular, static power consumption becomes a serious problem as the transistor size shrinks via semiconductor technology improvement. This paper proposes a technique that reduces the static power consumed by functional units. It exploits the activity rate of functional units and utilizes the power heterogeneous fu...
متن کاملDynamic Cache Way Allocation for Static and Dynamic Power Reduction
Power consumption has increasingly becoming a main constraint in microprocessor designs. Until recently, low-power techniques mainly focused on the reduction of dynamic power consumption. However, due to the rapid growth in magnitude of leakage current, not only dynamic power but also static power need to be reduced. We propose way-variable caches in which some ways of the set-associative cache...
متن کاملCompiler-Directed Fine Grain Power Gating for Leakage Power Reduction in Microprocessor Functional Units
As semiconductor technology scales down, leakage-power becomes dominant in the total power consumption of LSI chips. We propose a compiler technique to turn off functional units that are expected to be idle for long periods of time for reducing leakage-power using fine grain power gating technique. Also, we propose a hybrid technique which combines a compiler and hardware based technique to max...
متن کاملJointly power and bandwidth allocation for a heterogeneous satellite network
Due to lack of resources such as transmission power and bandwidth in satellite systems, resource allocation problem is a very important challenge. Nowadays, new heterogeneous network includes one or more satellites besides terrestrial infrastructure, so that it is considered that each satellite has multi-beam to increase capacity. This type of structure is suitable for a new generation of commu...
متن کاملLow Power 10T SRAM Design for Dynamic Power Reduction
The aim of paper is to get over the problem of 6T SRAM cell where it loses its reliability at low supplies due to degraded noise margins. These is done by using a 10T SRAM where the cell uses a charge sharing technique between the transistors so that SRAM could be made more rigid against the noises that can cause damage to the cell at low power supplies and along with that charge sharing betwee...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2014
ISSN: 2079-9292
DOI: 10.3390/electronics3040661