Low-Cost Sorting Network Circuits Using Unary Processing
نویسندگان
چکیده
منابع مشابه
Low Cost Sorting Network Circuits using Unary Processing
Sorting is a common task in a wide range of applications from signal and image processing to switching systems. For applications that require high performance, sorting is often performed in hardware with ASICs or FPGAs. Hardware cost and power consumption are the dominant concerns. The usual approach is to wire up a network of compare-and-swap units in a configuration called a Batcher (or Biton...
متن کاملComputer Network Time Synchronization using a Low Cost GPS Engine
Accurate and reliable time is necessary for financial and legal transactions, transportation, distribution systems, and many other applications. Time synchronization protocols such as NTP (the Network Time Protocol) have kept clocks of such applications synchronized to each other for many years. Nowadays there are many commercial GPS based NTP time server products at the market but they almost ...
متن کاملLow Depth Circuits for Efficient Homomorphic Sorting
We introduce a sorting scheme which is capable of efficiently sorting encrypted data without the secret key. The technique is obtained by focusing on the multiplicative depth of the sorting circuit alongside the more traditional metrics such as number of comparisons and number of iterations. The reduced depth allows much reduced noise growth and thereby makes it possible to select smaller param...
متن کاملLow-cost Vector Network Analyzer for Biomedical Applications
A low-cost and portable vector network analyzer (VNA) which covered operating frequency between 1MHz to 3GHz is used for vector reflection coefficient and standing wave ratio (swr) of the various microstrip antennas. This paper presents measurements of various ultra wideband (uwb) microstrip antennas for applications in biomedical field. Selection of antenna is an important key for detection of...
متن کاملCircuits for Low Power Digital Signal Processing
It is predicted that at the 90nm technolony node, leakage power will surpass dynamic power. This poses several challenges to high-speed circuit designers. By the same token, the complexity of low power, low operating frequency designs is threatened more and more by static power dissipation concerns. It has been recently shown that if energy per operation (EOP) is used as an optimization metric,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2018
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2018.2822300