Improving instruction cache performance in OLTP
نویسندگان
چکیده
منابع مشابه
Bounding Pipeline and Instruction Cache Performance
Predicting the execution time of code segments in real-time systems is challenging. Most recently designed machines contain pipelines and caches. Pipeline hazards may result in multicycle delays. Instruction or data memory references may not be found in cache and these misses typically require several cycles to resolve. Whether an instruction will stall due to a pipeline hazard or a cache miss ...
متن کاملTechniques for Fast Instruction Cache Performance Evaluation
Fast Instruction Cache Performance Evaluation DAVID B. WHALLEY Department of Computer Science B-173, Florida State University, Tallahassee, FL 32306, U.S.A. SUMMARY Cache performance has become a very crucial factor in the overall system performance of machines. Effective analysis of a cache design requires the evaluation of the performance of the cache for typical programs that are to be execu...
متن کاملBounding Worst-Case Instruction Cache Performance
The use of caches poses a difficult tradeoff for architects of real-time systems. While caches provide significant performance advantages, they have also been viewed as inherently unpredictable since the behavior of a cache reference depends upon the history of the previous references. The use of caches will only be suitable for realtime systems if a reasonably tight bound on the performance of...
متن کاملDynamically Resizable Instruction Cache: An Energy-Efficient and High-Performance Deep-Submicron Instruction Cache
.................................................................................................................. v
متن کاملImproving Cache Performance through Tiling
We address the problem of improving the data cache performance of numerical applications { speci cally, those with blocked (or tiled) loops. We present DAT, a data alignment technique utilizing arraypadding, to improve program performance through minimizing cache con ict misses. We describe algorithms for selecting tile sizes for maximizing data cache utilization, and computing pad sizes for el...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Database Systems
سال: 2006
ISSN: 0362-5915,1557-4644
DOI: 10.1145/1166074.1166079