Improvement of Phase Noise in Frequency Synthesizer with Dual PLL

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Phase Noise Cmos Pll Frequency Synthesizer Design and Analysis

Title of dissertation: LOW PHASE NOISE CMOS PLL FREQUENCY SYNTHESIZER DESIGN AND ANALYSIS Xinhua He, Doctor of Philosophy, 2007 Dissertation directed by: Professor Robert Newcomb Department of Electrical and Computer Engineering The phase-locked loop (PLL) frequency synthesizer is a critical device of wireless transceivers. It works as a local oscillator (LO) for frequency translation and chann...

متن کامل

Phase Noise Reduction Approach in PLL based Frequency Synthesizer for IEEE1394 PHY Applications

Technology advances have made gigabit signal a viable and attractive. A method to design IEEE 1394 based 1GHz Phase Locked Loop (PLL) system as frequency synthesizer with Low Phase Noise is proposed. A complementary LC oscillator is used to generate the 1GHz oscillation frequency and is divided into lower frequency clock by the feedback frequency divider. The architecture is type II third order...

متن کامل

Switchable PLL Frequency Synthesizer andHot Carrier Effects

In this paper, a new strategy of switchable CMOS phase-locked loop frequency synthesizer is proposed to increase its tuning range. The switchable PLL which integrates two phase-locked loops with different tuning frequencies are designed and fabricated in 0.5 μm n-well CMOS process. Cadence/Spectre simulations show that the frequency range of the switchable phased-locked loop is between 320 MHz ...

متن کامل

FH-SS DDS-PLL based Frequency Synthesizer

A scheme of frequency hopping spread spectrum (FHSS) frequency synthesizer suitable for synthesis of radio-frequency (RF) carrier signal in very high frequency (VHF) band is proposed, implemented and tested. The synthesizer is based on the direct digital frequency synthesis (DDFS or DDS) and phase locked loop (PLL) with dynamic monitoring of varicap’s voltage to reduce switching time. The resul...

متن کامل

A dual-band frequency synthesizer for CMMB application with low phase noise

A wide-band frequency synthesizer with low phase noise is presented. The frequency tuning range is from 474 to 858 MHz which is compatible with U-band CMMB application while the S-band frequency is also included. Three VCOs with selectable sub-band are integrated on chip to cover the target frequency range. This PLL is fabricated with 0.35 m SiGe BiCMOS technology. The measured result shows tha...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: The Journal of Korean Institute of Electromagnetic Engineering and Science

سال: 2014

ISSN: 1226-3133

DOI: 10.5515/kjkiees.2014.25.9.903