منابع مشابه
An Implicit Approach to Cloth Synthesis
This paper is a continuation of our previous work [1] on the elaboration of first principles model for computing the BSDF (Bi-directional Scattering Distribution Function) of a cloth. New method realizes the idea of full statistical approach to cloth modeling with probabilistic goniometrical spectrophotometer. The main goal of the paper is to determine (based on original cloth model) parameters...
متن کاملImplicit Program Synthesis by a Reversible Metainterpreter
Synthesis of logic programs is considered as a special instance of logic programming. We describe experience made within a logical metaprogramming environment whose central component is a reversible metainterpreter, in the sense that it is equally well suited for generating object programs as well as for executing them. Requirements telling that certain goals should be provable in a program sou...
متن کاملTimed Circuit Synthesis Using Implicit Methods
The design and synthesis of asynchronous circuits is gaining importance in both the industrial and academic worlds. Timed circuits are a class of asynchronous circuits that incorporate explicit timing information in the specification. This information is used throughout the synthesis procedure to optimize the design. In order to synthesize a timed circuit, it is necessary to explore the timed s...
متن کاملImplicit Patching for Dataflow-Based audio Analysis and synthesis
Programming software for audio analysis and synthesis is challenging. Dataflow-based approaches provide a declarative specification of computation and result in efficient code. Most practitioners of computer music are familiar with some form of dataflow programming where audio applications are constructed by connecting components with “wires” that carry data. Examples include networks of unit g...
متن کاملGuidelines for Safe Simulation and Synthesis of Implicit Style Verilog
We discuss the classes of machines for which implicit style design is appropriate, and give guidelines for safe simulation and synthesis of implicit style Verilog that ensure the results of cycle based simulation agree with the results of synthesis. We also propose a minor revision to IEEE 1364 for bottom testing loops that improves the clarity of safe implicit style Verilog.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Psychonomic Bulletin & Review
سال: 1997
ISSN: 1069-9384,1531-5320
DOI: 10.3758/bf03210776