Implementation of Embedded Educational Router System

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Vector Graphic Reference Implementation for Embedded System

We propose the reference implementation with software rendering of OpenVG for the scalable vector graphic hardware acceleration, which the Khronos group standardizes. We present the design scheme that enables EGL and OpenVG to be ported easily in an embedded environment. Moreover, we describe the background of selection of an algorithm, and the mathematical function adopted for the performance ...

متن کامل

Multiprocessor Clustering for Embedded System Implementation 1

In this paper, we address two key trends in the synthesis of implementations for embedded multiprocessors — (1) the increasing importance of managing interprocessor communication (IPC) in an efficient manner, and (2) the acceptance of significantly longer compilation time by embedded system designers. The former aspect is especially evident in the increasing interest among embedded system archi...

متن کامل

FPGA Implementation of a Multilayer Maze Router

This paper describes the design and implementation of an FPGA-based multilayer maze routing accelerator. The accelerator is implemented as an array of small processing elements that corresponds to the horizontal structure of the routing grid. Mulitilayer routing is efficiently implemented by time-multiplexing multiple layers over the twodimensional grid. Prototype accelerators supporiting 8 X 8...

متن کامل

The Implementation of a Reliable Router Chip

This thesis describes the implementation of a router chip for a network of processors. The router features the simultaneous bidirection pad drivers and a diagnostic port with a JTAG interface. The design process results in some useful experience for the development of a complex VLSI system in an academic research environment. The router chip is designed for a 3.3v 0.8pm 3 metal layers CMOS proc...

متن کامل

CAArchitecture and Implementation of the Reliable Router

The Reliable Router (RR) is a network switching element targeted to two-dimensional mesh interconnection network topologies. It is designed to run at 100 MHz and reach a useful link bandwidth of 3.2 Gbit/sec. The Reliable Router uses adaptive routing coupled with link-level retransmission and a unique-token protocol to increase both performance and reliability. The RR can handle a single node o...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of the Korea Society of Computer and Information

سال: 2013

ISSN: 1598-849X

DOI: 10.9708/jksci.2013.18.5.009