IDDQ Detectable Bridges in Combinational CMOS Circuits
نویسندگان
چکیده
منابع مشابه
Low-power Synthesis of Combinational Cmos Circuits
An approach to logic synthesis using CMOS element library is suggested, it allows to minimize the area and the average value of power consumption of microcircuit implemented on CMOS VLSI chip. The case of synthesis of combinational CMOS networks is considered when, for the purposes of energy estimation during the synthesis process, the static method based on probabilistic properties of input si...
متن کاملAn Interconnectivity based Efficient Partitioning Algorithm of Combinational CMOS Circuits
In this new technology era, circuit partitioning is a fundamental problem in very large-scale integration (VLSI) physical design automation. In this brief, we present a new interconnection oriented clustering algorithm for combinational VLSI circuit partitioning. The proposed clustering method focuses on capturing clusters in a circuit, i. e. , the groups of cells that are highly interconnected...
متن کاملMulti-Objective CMOS-Targeted Evolutionary Hardware for Combinational Digital Circuits
In this paper, we propose a methodology based on genetic programming to automatically generate data-flow based specifications for hardware designs of combinational digital circuits. We aim at allowing automatic generation of balanced hardware specifications for a given input/output behaviour. It minimises space while maintaining reasonable response time. We show that the evolved designs are eff...
متن کاملParticle swarm-based optimal partitioning algorithm for combinational CMOS circuits
This paper presents a swarm intelligence based approach to optimally partition combinational CMOS circuits for pseudoexhaustive testing. The partitioning algorithm ensures reduction in the number of test vectors required to detect faults in VLSI circuits. The algorithm is based on the circuit’s maximum primary input cone size (N) and minimum fanout (F) values to decide the location and number o...
متن کاملPhysical design for testability for bridges in CMOS circuits
Present research in design for testability has largely been connned to the logic level. In this paper we present directions for research in design for testability at the layout or physical design level. These are illustrated for bridge faults in circuits consisting of CMOS standard cells.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1997
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1997/93809