Hybrid Feature Selection for Wafer Acceptance Test Parameters in Semiconductor Manufacturing
نویسندگان
چکیده
منابع مشابه
Scheduling of Wafer Test Processes in Semiconductor Manufacturing
Scheduling is one of the most important issues in the planning of manufacturing systems. This research focuses on solving the test scheduling problem which arises in semiconductor manufacturing. Semiconductor wafer devices undergo a series of test processes conducted on computer-controlled test stations at various temperatures. A test process consists of both setup operations and processing ope...
متن کاملControl in Semiconductor Wafer Manufacturing
A semiconductor wafer undergoes a wide range of processes before it is transformed from a bare silicon wafer to one populated with millions of transistor circuits. Such processes include Physical or Chemical Vapor Deposition, (PVD, CVD), Chemical-Mechanical Planarization (CMP), Plasma Etch, Rapid Thermal Processing (RTP), and photolithography. As feature sizes keep shrinking, process control pl...
متن کاملthe test for adverse selection in life insurance market: the case of mellat insurance company
انتخاب نامساعد یکی از مشکلات اساسی در صنعت بیمه است. که ابتدا در سال 1960، توسط روتشیلد واستیگلیتز مورد بحث ومطالعه قرار گرفت ازآن موقع تاکنون بسیاری از پژوهشگران مدل های مختلفی را برای تجزیه و تحلیل تقاضا برای صنعت بیمه عمر که تماما ناشی از عدم قطعیت در این صنعت میباشد انجام داده اند .وهدف از آن پیدا کردن شرایطی است که تحت آن شرایط انتخاب یا کنار گذاشتن یک بیمه گزار به نفع و یا زیان شرکت بیمه ...
15 صفحه اولDynamic Scheduling Rule Selection for Semiconductor Wafer Fabrication
In this paper, we exploit the speed of an ordinal optimization (OO)-based simulation tool designed by Hsieh et al. to investigate dynamic selection of scheduling rules for semiconductor wafer fabrication (fab). Although a scheduling rule is a combination of loading wafer release and dispatching rules, this paper specifically focuses on dispatching when significant amount of wafers-in-process (W...
متن کاملHybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing
Semiconductor manufacturing involves lengthy and complex processes, and hence is capital intensive. Companies compete with each other by continuously employing new technologies, increasing yield, and reducing costs. Yield improvement is increasingly important as advanced fabrication technologies are complicated and interrelated. In particular, wafer bin maps (WBM) that present specific failure ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2020
ISSN: 2169-3536
DOI: 10.1109/access.2020.2966520