FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders
نویسندگان
چکیده
منابع مشابه
On Fast Carry Select Adders
Abstract -This paper presents an architecture for a high-speed carry select adder with very long bit lengths utilizing a conflict-free bypass scheme. The proposed scheme has almost half the number of transistors and is faster than a conventional carry select adder. A comparative study is also made between the proposed adder and a Manchester carry chain adder which shows that the proposed scheme...
متن کاملDelay Optimisation in High - Performance Carry - Select Adders
This paper analyses techniques to measure the delay of 64 bit and 128-bit carry select adders .This is used for high-performance and low-power applications. It is introduced to work at a lower time delay than that required by a Ripple Carry Adder. This paper uses a very simple and efficient gate-level modification technique to significantly reduce the delay of the CSA. The proposed design has r...
متن کاملFPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase
Tree Multipliers are frequently used to reduce the delay of array multipliers. The objective of tree multipliers is to utilize the concept of carry save adders in reducing the partial product. Two well known tree multipliers Wallace and Dadda uses full adders and half adders for the aforesaid purpose. This paper implements a multiplier which will perform reduction of partial products using 4 bi...
متن کاملHigh Speed Multioutput 128bit Carry- Lookahead Adders Using Domino Logic
Addition is the fundamental operation for any VLSI processors or digital signal processing. In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Here domino logic is used for implementation and simulation of 128 bit Carrylook ahead adder based HSPICE Tool. In adder circuits propagation delay is the main drawback. To ove...
متن کاملOn-line Detection of Faults in Carry-Select Adders
This paper proposes an architecture for implementing a self-checking 4-bit carry select adder that can be extended to any n-bit addition. The overhead is directly proportional to the number of transistors in the adder.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Electronics
سال: 2015
ISSN: 2356-6663,2314-7881
DOI: 10.1155/2015/713843