Fitted Elmore delay: a simple and accurate interconnect delay model
نویسندگان
چکیده
منابع مشابه
A Novel Interconnect Structure for Elmore Delay Model with Resistance-Capacitance-Conductance Scheme
In this brief, we present a simple close-form delay estimate, based on first and second order moments that handle arbitrary voltages and conductance effects for a lumped and distributed line. This proposed model introduces a simple tractable delay formula by incorporating conductance (G) into Resistance, Capacitance (RC) network by preserving the characteristics of the Elmore delay model. The R...
متن کامل5 Conclusions and Directions for Future Work 4.2 Elmore Delay Model 4.1 Linear Delay Model
30 b 0 = pl(T new ; b), and q 0 = pl(T new ; v). We now construct ZST T 0 for S by cutting oo the subtree of T rooted at q and replacing it with T new minus the edge between q and z. Since t LD (T 0 ; q) = d(q; s i), it must be that t LD (T 0 ; q) t LD (T; q). If the strict inequality holds, we add extra wire between q and q 0 to enforce equality, and thereby retain zero skew. For convenience, ...
متن کاملOptimal Wire-Sizing Formula Under the Elmore Delay Model
In this paper, we consider non-uniform wire-sizing. Given a wire segment of length L, let f(x) be the width of the wire at position x, 0 x L. We show that the optimal wire-sizing function that minimizes the Elmore delay through the wire is f(x) = ae ?bx , where a > 0 and b > 0 are constants that can be computed in O(1) time. In the case where lower bound (L > 0) and upper bound (U > 0) on the w...
متن کاملFPGA Interconnect Delay Fault Testing
The interconnection network consumes the majority of die area in an FPGA. Presented is a scalable manufacturing test method for all SRAM-based FPGAs, able to detect multiple interconnect delay faults, multiple bridging faults, or both. An adjustable maximum sensitivity to resistive open defects of several kilo-ohms is achieved. A bridging fault that causes a signal transition to occur on at lea...
متن کاملHigh-Level Interconnect Delay and Power Estimation
It is now well admitted that interconnects introduce delays and consume power and chip resources. To deal with these problems, some studies have been done on performance optimization. However, as the results presented in this paper show, such techniques are not based on good criteria for interconnect performance optimizations. We have, therefore, developed a high-level estimation tool based on ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2004
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2004.830932