Exploiting superword level parallelism with multimedia instruction sets
نویسندگان
چکیده
منابع مشابه
Exploiting Superword-Level Locality in Multimedia Extension Architectures
In this paper, we describe an algorithm and implementation of locality optimizations for architectures with instruction sets such as Intel’s SSE and Motorola’s AltiVec that support operations on superwords, i.e., aggregate objects consisting of several machine words. We treat the large superword register file as a compiler-controlled cache, thus avoiding unnecessary memory accesses by exploitin...
متن کاملExploiting instruction- and data-level parallelism
istorically, computer architects have taken two different approaches to high-performance computing: instruction level parallelism and data-level par-allelism. The ILP paradigm seeks to execute several instructions each cycle. It does this by exploring a sequential instruction stream and extracting independent instructions to send to several execution units in parallel. The DLP paradigm, on the ...
متن کاملExploiting Java Instruction/Thread Level Parallelism with Horizontal Multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates bytecodes to the native primitives of the particular machine and the machine executes the translated codes; and a Java processor executes bytecodes directly. The first two methods require no special hardware support fo...
متن کاملIncreasing Instruction-Level Parallelism with Instruction Precomputation
Value reuse improves a processor’s performance by dynamically caching the results of previous instructions and reusing those results to bypass the execution of future instructions that have the same opcode and input operands. However, continually replacing the least recently used entries could eventually fill the value reuse table with instructions that are not frequently executed. Furthermore,...
متن کاملCompilation Techniques for Exploiting Instruction Level Parallelism, a Survey
After the advent of pipelining, the new challenge of architectures since the eighties has been that of issuing and executing multiple instructions in the same clock cycle, i.e. to exploit Instruction Level Parallelism. In order to reach such aim, not only machines must be equipped with parallel data-paths for simultaneous execution of instructions, but, also, compilers need to expose parallelis...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGPLAN Notices
سال: 2000
ISSN: 0362-1340,1558-1160
DOI: 10.1145/358438.349320