Error Detection in 2-bit and 4-bit Multiplier using Parity Predictor Circuit in QCA
نویسندگان
چکیده
منابع مشابه
Generic parity generators design using LTEx methodology: A quantum-dot cellular automata based approach
Quantum-dot Cellular Automata (QCA) is a prominent paradigm that is considered to continue its dominance in thecomputation at deep sub-micron regime in nanotechnology. The QCA realizations of five-input Majority Voter based multilevel parity generator circuits have been introduced in recent years. However, no attention has been paid towards the QCA instantiation of the generic (n-bit) even and ...
متن کاملParity bit in quantum cryptography.
An n-bit string is encoded as a sequence of nonorthogonal quantum states. The parity bit of that n-bit string is described by one of two density matrices, r0 (n) and r1 (n) , both in a Hilbert space of dimension 2. In order to derive the parity bit the receiver must distinguish between the two density matrices, e.g., in terms of optimal mutual information. In this paper we find the measurement ...
متن کاملGeneric parity generators design using LTEx methodology: A quantum-dot cellular automata based approach
Quantum-dot Cellular Automata (QCA) is a prominent paradigm that is considered to continue its dominance in thecomputation at deep sub-micron regime in nanotechnology. The QCA realizations of five-input Majority Voter based multilevel parity generator circuits have been introduced in recent years. However, no attention has been paid towards the QCA instantiation of the generic (n-bit) even and ...
متن کاملOptimum Drill Bit Selection by Using Bit Images and Mathematical Investigation
This study is designed to consider the two important yet often neglected factors, which are factory recommendation and bit features, in optimum bit selection. Image processing techniques have been used to consider the bit features. A mathematical equation, which is derived from a neural network model, is used for drill bit selection to obtain the bit’s maximum penetration rate that corresponds ...
متن کاملHardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory
Hamming codes are widely used for the single bit error correction double bit error detection (SEC-DED) which occurred during data transmission process. This paper presents an enhanced detection of double adjacent bit errors and correcting all possible single bit errors in Hamming codes through selective bit placement technique for memory application. Soft errors occur due to the radiation parti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2015
ISSN: 0975-8887
DOI: 10.5120/ijca2015907414