ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits
نویسندگان
چکیده
منابع مشابه
Placement Algorithm for FPGA Circuits
Field-Programmable Gate Arrays (FPGAs) are flexible and reusable circuits that can be easily reconfigured by the designer. One of the steps involved in the logic design with FPGA circuits is placement. In this step, the logic functions are assigned to specific cells of the circuit. In this paper we present a placement algorithm for FPGA circuits. In traditional min-cut based placement algorithm...
متن کاملmPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control
mPL6 consists of three basic ingredients: global placement by multilevel nonlinear programming [CCS05b], discrete graph-based macro legalization followed by linear-time scan-based standard-cell legalization [CX06], and detailed placement [CX06]. It is designed for speed and scalability, low wirelength results, adaptability to complex constraints, and robustness under low white space. Compared t...
متن کاملStatic Simulation of CNTFET-based Digital Circuits
In this paper we implement a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model, resulting in good agreement, but obtaining a lighter ensuring compile and shorter execution time, which are the main character...
متن کاملSat - Based Verification for Analog and Mixed - Signal Circuits
SAT-based Verification for Analog and Mixed-signal Circuits. (May 2012) Yue Deng, B.S., Xi’an Jiaotong University Chair of Advisory Committee: Dr. Peng Li The wide application of analog and mixed-signal (AMS) designs makes the verification of AMS circuits an important task. However, verification of AMS circuits remains as a significant challenge even though verification techniques for digital c...
متن کاملPresenting a New Method Based on Branch Placement for Optimal Placement of Phasor Measurement Units
In this paper, a new method based on branch placement for the optimal positioning of Phasor Measurement Units (PMUs) in power systems is proposed. In this method, the PMUs are in type of single-channel and are installed at the beginning of the branches. Therefore, they are able to measure the bus voltages. Also, the installation of the PMUs on the branches increases the security of observabilit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2015
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2015.2391263