Enhancing the delay performance of junctionless silicon nanotube based 6T SRAM
نویسندگان
چکیده
منابع مشابه
Comparison of Conventional 6T SRAM cell and FinFET based 6T SRAM Cell Parameters at 45nm Technology
When working for low power application the main estimation is to reduce leakage components and parameters. This stanza explores a vast link towards low leakage power SRAM cells using new technology and devices. The RAM contains bi-stable cross coupled latch which has V_th higher in write mode access MOSFET (Metal Oxide Semiconductor Field Effect Transistor) and lower V_th in read access mode MO...
متن کاملInvestigation of the Performance of Carbon Nanotube and Silicon Nanowire Junctionless Transistors using First–Principle Calculations
In this work, we present atomic scale simulation of junctionless semiconducting single–walled carbon nanotubes field effect transistors (CNT–FETs) and compare their performance to silicon nanowire (SiNW) transistors with similar dimensions. The energy dispersions relations for p–type SiNW and CNT are compared. The response of the transistors to source–drain bias and gate voltage is explored. Co...
متن کاملSEU sensitivity of Junctionless Single-Gate SOI MOSFETs-based 6T SRAM cells investigated by 3D TCAD simulation
Article history: Received 25 May 2015 Received in revised form 20 June 2015 Accepted 24 June 2015 Available online xxxx
متن کاملValley-engineered ultra-thin silicon for high-performance junctionless transistors
Extremely thin silicon show good mechanical flexibility because of their 2-D like structure and enhanced performance by the quantum confinement effect. In this paper, we demonstrate a junctionless FET which reveals a room temperature quantum confinement effect (RTQCE) achieved by a valley-engineering of the silicon. The strain-induced band splitting and a quantum confinement effect induced from...
متن کاملEffect of phase of noise on the performance of 6T SRAM cell
In this paper a detailed study of the effect of the phase of noise has been done on 6T SRAM cell. The 6T SRAM has been subjected to different combinations of noises at the storage nodes and the read ability and write ability of the SRAM cell is examined considering different noise voltage levels. It is found that the effect is different under different combinations of the phases of the noise vo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Micro & Nano Letters
سال: 2018
ISSN: 1750-0443,1750-0443
DOI: 10.1049/mnl.2017.0867