Energy Efficient Multiplier Design Using Gdi Logic

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area Efficient Low Power Vedic Multiplier Design Using GDI Technique

Multipliers consume maximum amount of power during the partial product addition. For higher order multiplication, a huge number of adders are used to perform the partial product addition. Using compressor adders, that can add four, five , six or seven bits at a time, the number of full adders and half adders can be reduced and thus area and power consumed also gets reduced. These compressor add...

متن کامل

Efficient Design of Low Power ALU using PTL-GDI Logic Full Adder

In this paper, we proposed a low power 1-bit full adder (FA) with 10-transistors and this is used in the design ALU. 16-bit ALUs are designed and compared with the existing design. The proposed design consists of PTL-GDI adder and mux circuits. By using low power 1-bit full adder in the implementation of ALU, the power and area are greatly reduced to more than 50% compared to conventional desig...

متن کامل

Ultra Low Power modulo Multiplier Using Gdi Technology

IJCER | Mar-Apr 2012 | Vol. 2 | Issue No.2 |449-456 Page 449 Abstract: Modulo multiplier is one of the critical components in applications in the area of digital signal processing, data encryption and residue arithmetic that demand high-speed and low-power operation. Ultra low power and low area modulo multiplier is designed using the GDI technology. modulo multiplier has three major functional...

متن کامل

Design and Synthesis of Radix-4 Booth Multiplier Using GDI Technique

This paper presents a design of low power, area efficient radix 4 booth multiplier using gated diffusion input(GDI) technique and modified gated diffusion input technique. MGDI and GDI plays an important role in design of low power and area efficient circuits. This has led many researchers to take GDI and MGDI technique very seriously in building important circuits related to advanced low power...

متن کامل

Design and Implementation of Multiplier Using CMOS Adiabatic Logic

The paper presents a Power consumption plays an important role in the present day VLSI technology. Power consumption of an electronic device can be reduced by adopting different design styles. Multipliers play a major role in high performance systems. This project focuses on a novel energy efficient technique called adiabatic logic which is based on energy recovery principle and power is compar...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering

سال: 2017

ISSN: 2278-8735,2278-2834

DOI: 10.9790/2834-1202033339