Embedded Low-Power Processor for Personalized Stress Detection
نویسندگان
چکیده
منابع مشابه
Embedded Low-Power Processor for Personalized Stress Detection
Personal monitoring systems require sampling and processing on multiple streams of physiological signals to extract meaningful information. These systems require a large number of digital signal processing and machine learning kernels which typically require significant amounts of power. However, to be used in a wearable environment, the processing system needs to be low-power, real-time, and l...
متن کاملLow Power Platform for Embedded Processor LSIs
Various low power technologies have been developed and applied to LSIs from the point of device and circuit design. A lot more CPU cores as well as function IPs are integrated on a single chip LSI today. Therefore, not only the device and circuit low power technologies, but software power control technologies are becoming more important to reduce active power of application systems. This paper ...
متن کاملLow Power Java Processor for Embedded Applications
This chapter presents a low power architecture of a Java processor. We show that the use of techniques like pipeline and the implementation of the stack in a register bank instead of using the main memory allow aggressive reduction of power dissipation, with a very small area overhead. Besides, thanks to the forwarding technique and to the specific stack machine organization, huge power savings...
متن کاملLow-power Processor Design
Power has become an important aspect in the design of general purpose processors. This thesis explores how design tradeoffs affect the power and performance of the processor. Scaling the technology is an attractive way to improve the energy efficiency of the processor. In a scaled technology a processor would dissipate less power for the same performance or higher performance for the same power...
متن کاملEmbedded power supply for low-power DSP
The use of dynamically adjustable power supplies as a method to lower power dissipation in DSP is analyzed. Power can be reduced substantially without sacrificing performance in fixed-throughput applications by slowing the clock and lowering supply voltage instead of idling when computational workload varies. This can yield a typical power savings of 30–50%. If latency can be tolerated, bufferi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2018
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2018.2799821