Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology
نویسندگان
چکیده
منابع مشابه
Designing 1-V Op Amps Using Standard Digital CMOS Technology
This paper addresses the difficulty of designing 1-V capable analog circuits in standard digital complementary metal–oxide–semiconductor (CMOS) technology. Design techniques for facilitating 1-V operation are discussed and 1-V analog building block circuits are presented. Most of these circuits use the bulk-driving technique to circumvent the metal– oxide–semiconductor field-effect transistor t...
متن کاملGenetic Analysis of Low V / 33 Expression in Humans
While studying the T cell receptor (TCR) repertoire of normal individuals, we found that more than 20% of adults have low levels of circulating VB3.1 + T cells in both CD4 and CD8 populations. A similar frequency was found in fetal cord blood samples, suggesting that in most cases, the Vfl3.1 l~ phenotype is inherited. In support of this conclusion, children expressing low levels were only foun...
متن کاملA +-5-V CMOS Analog Multiplier
A four-quadrant CMOS analog multiplier is presented. The device is nominafly biased with +5-V supplies, has identicaf full-scafe single-ended x and y inputs of +4 V, and exhibits less than 0.5 percent Manuscript received March 1, 1987; revised July 18, 1987. The authors are with the Department of Electrical Engineering, Texas A&M University, College Station, TX 77843-3128. IEEE Log Number 87168...
متن کاملDesign Considerations for 12-V/1.5-V, 50-A Voltage Regulator Modules
The paper presents design considerations for a 12-V/1.5-V, 50-A voltage regulator module (VRM) for the next generation of microprocessors. The module has stringent powerdensity and transient-response specifications, which are hard to meet with traditional design techniques. The proposed design solutions increase the VRM efficiency, as well as achieve the desired transient response with a minimu...
متن کامل0 50 70 33 v 2 1 4 N ov 2 00 5 Multiresolution Kernels
We present in this work a new methodology to design kernels on data which is structured with smaller components, such as text, images or sequences. This methodology is a template procedure which can be applied on most kernels on measures and takes advantage of a more detailed “bag of components” representation of the objects. To obtain such a detailed description, we consider possible decomposi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 1998
ISSN: 0018-9200
DOI: 10.1109/4.701230