Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High-Speed and Low-Power Flash ADCs Encoder

This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...

متن کامل

Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC

The continued speed improvement of serial links and appearance of new communication technologies, such as ultra-wideband (UWB), have introduced increasing demands on the speed and power specifications of high-speed low-tomedium resolution analog-to-digital converters (ADCs).This paper presents the design of high speed and ultra low power comparator of a 4-bit ADC. The comparator used is Thresho...

متن کامل

Low Power Flash ADC

In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...

متن کامل

Design of High Speed Sine Wave Flash Adc for Uwb Applications

Multigigahertz flash ADC is limited by sampling clock timing jitter. Since it is used in high frequency applications it is essential to remove jitter effects which will reduce the efficiency of ADC. This paper describes the effect of clock transition time on the spurious free dynamic range of a CMOS sample and hold circuit. To improve SFDR the effect of finite clock transition time of the signa...

متن کامل

High Speed Low Power Network Processors: Efficient Power Management Techniques

Power consumption is the bottleneck in achieving high performance. Power dissipation needs to be looked into the various levels of the design namely: circuit level, device level, architecture level and system level. With the increase in the networking, network processors (NP) have emerged as platform providing high performance and flexible in building the routers. Its observed from the survey o...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Bioscience Biotechnology Research Communications

سال: 2020

ISSN: 0974-6455,2321-4007

DOI: 10.21786/bbrc/13.13/20