Effect of Novel SAC-Bi Solder Joints on Electromigration Reliability for Wafer Level Chip Scale Packages

نویسندگان

چکیده

Abstract The Sn-4Ag-0.5Cu base solder adding 3 wt.% bismuth (SAC-3Bi) has better drop and thermal cycling performance than due the excellent mechanical properties in previous study. Therefore, SAC-3Bi applied joints of wafer level chip scale packaging (WLCSP) recent year. In this study, was used on WLCSP device to evaluate electromigration reliability. A specially designed test vehicle for balls with 200μm diameter Ti/Cu/Cu UBM have been investigated experimentally. behavior terms electrical resistance change, mechanism also explored by microstructure evolutions. experiment conducted continuously at 1.2 1.6 under 170 °C 185 condition. monitored according Kelvin structure. An EM prediction model built based Black-type time failure equation, followed JEDEC five conditions. activation energy is 0.80 eV ± 0.02 eV, coinciding SAC alloy (0.72 ~ 0.89 eV). using a scanning electron microscope (SEM) accompanying energy-dispersive X-ray spectroscopy (EDS) backscatter diffraction (EBSD) behaviors phase characterization. There were intermetallic compounds Cu3Sn Cu6Sn5 interface copper solder. We observed two modes during current stressing, fracture occurred UBM/solder ball Cu redistribution layer (RDL), respectively. mechanisms detail from analysis.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Finite element modeling on electromigration of solder joints in wafer level packages

This work studies the electromigration of solder joints in an encapsulated copper post wafer level package (WLP) by finite element modeling. Experimental data showed that the electromigration failure occurs in solder joints on the printed circuit board (PCB) side due to the current crowding. In order to improve the electromigration performance on the PCB side with a copper post WLP, two new lin...

متن کامل

Wafer Level Chip Scale Pacakaging - Solder Joint Reliability

This paper will discuss the solder joint reliability aspects of a new wafer level Chip Scale Package (CSP) form factor. The CSP requires no leadframe or interposer tooling. It is the same size as the die, and was originally developed for low-pin count analog devices for pitches from 0.8 mm down to 0.5 mm. The package has been demonstrated with eutectic solder bumps on 8-lead devices. The form f...

متن کامل

The Effect of Electromigration on Eutectic SnPb and Pb-free Solders in Wafer Level-Chip Scale Packages

Introduction Reliability is an ongoing, crucial part of the microelectronics industry as companies continue to increase the population of I/O connections and shrink package dimensions. As outlined in the International Technology Roadmap for Semiconductors (ITRS), this trend causes increased current density in solder joints, making electromigration the limiting reliability factor in high density...

متن کامل

Reliability and Characteristics for Wafer Level Chip Scale Packages under Current Stressing

This work presents a novel approach and method for examining the characteristics of wafer-level chip-scale packages (WLCSPs) for electro migration (EM) tests. The die in the WLCSP was directly attached to the substrate via a soldered interconnect. The die shrinks area available for power and the solder bump also shrinks volume and increase quantity of electron for interconnect efficiency. The b...

متن کامل

Moisture absorption and desorption in wafer level chip scale packages

Article history: Received 28 May 2015 Received in revised form 18 June 2015 Accepted 29 June 2015 Available online xxxx

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Proceedings of the ... International Symposium on Microelectronics

سال: 2021

ISSN: ['1085-8024']

DOI: https://doi.org/10.4071/1085-8024-2021.1.000136