Digital Decimation Filter of ADSL: Design and Implementation
نویسندگان
چکیده
منابع مشابه
Digital Decimation Filter of ADSL: Design and Implementation
In this study four proposed structures for the digital decimation filter which is used in D A / ∑∆ converters of Asymmetrical Digital Subscriber Line (ADSL) are presented. Single multi rate (Finite Impulse Response) FIR, single multi rate (Infinite Impulse Response) IIR, three stages comb-FIR-FIR and comb-IIR-FIR are the four proposed structures. The hardware minimization is considered for each...
متن کاملImplementation of a Combined High-speed Interpolation and Decimation Wave Digital Filter
In this paper we discuss the design and implementation of a novel class of high-speed wave digital filter structures for interpolation and decimation. Four different structures were compared with respect to chiparea, power consumption and speed. The best of these structures was combined into an interpolation and decimation filter and have been implemented using redundant arithmetic and standard...
متن کاملDesign of Cic Compensation Filter for Decimation Filter
This paper presents the efficient modification in the frequency response of CIC compensation filter. The Compensation filter design consist of FIR filter as cascade after CIC filter. . A FIR filter that has a magnitude response inverse of the CIC filter can be applied to achieve frequency response correction . As proposed filter has only three coefficients so less computation is required. The d...
متن کاملImplementation and Comparison of Different Cic Filter Structure for Decimation
This paper briefs an implementation of different CIC filter architectures for decimation. The different decimation filter structures are implemented using cascaded integrator-comb filter to work for the down sampling ratio of 8. The prototype is designed with MATLAB Simulink model and it is converted to VHDL code using Xilinx system generator. Prototype is implemented in Virtex VXC5VLX110T-3ff1...
متن کاملDesign of Low Power Variable Latency adder and Its Implementation in Decimation Filter
In this paper, we have designed a new variable latency adder and its implementation of decimation filter. There are multiple ways to implement a decimationfilter. This filter design combination of CIC (cascaded-integrator-comb) filter and HB (half band) filter as the decimator filter to reduce the frequency sample rate conversion and detail of the implementation step to realize this design in h...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Research Journal of Applied Sciences, Engineering and Technology
سال: 2014
ISSN: 2040-7459,2040-7467
DOI: 10.19026/rjaset.7.290