DESIGN TIMED FSM WITH VHDL MOORE PATTERN

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FSM Modeling of Synchronous VHDL Design for Symbolic Model Checking

* This work was supported by Chinese National Key Project funds under the grants 96-738-01-01-07. Abstract: In this paper, we defined a new FSM model that based on the synchronous behavior and symbolic representation technique. The algorithm to elaborate the model from the VHDL description of synchronous circuits is presented. By eliminating the unnesessary transition function, our model has mu...

متن کامل

A Boyer-Moore Type Algorithm for Timed Pattern Matching

The timed pattern matching problem is formulated by Ulus et al. and has been actively studied since, with its evident application in monitoring realtime systems. The problem takes as input a timed word/signal and a timed pattern (specified either by a timed regular expression or by a timed automaton); and it returns the set of those intervals for which the given timed word, when restricted to t...

متن کامل

Synthesis of Moore FSM with Expanded Coding Space

The proposed method is targeted on reduction of hardware amount in logic circuit of Moore finite-state machine implemented with programmable logic arrays (PLA). The method is based on using more than minimal amount of variables in codes of FSM internal states. The method includes two stages of state encoding. The second stage is connected with recoding of states inside each class of pseudoequiv...

متن کامل

Transforming VHDL to Timed Automata

This report presents the transformation of behavioral VHDL programs to Timed Automata.

متن کامل

Formal Verification of Timed VHDL Programs

The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model desc...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Radio Electronics, Computer Science, Control

سال: 2020

ISSN: 2313-688X,1607-3274

DOI: 10.15588/1607-3274-2020-2-14