منابع مشابه
Tri-state Elastic Buffer Design
For the recent CMOS feature sizes power dissipation becomes an overriding concerns for VLSI circuit design. We propose a novel approach named tri-state elastic buffer design which reduces the total power, area & delay of elastic buffer. The paper presents a design and implementation of tristate buffer mechanism in 120 nm technology. This design offers also the advantage of third state (High Imp...
متن کاملDesign Modifications for Improved Controllability of Integrated Plants - Buffer Design
As chemical plants are becoming more and more tightly integrated, with extensive material and energy recycling, the need for improving their dynamic properties through process design modifications is increasing. However, this is not a trivial task since process integration usually also introduces a relatively complex relationship between properties of the individual units and the overall plant....
متن کاملinvestigation of effective parameters on the rigidity of light composite diaphragms (psscb) by fem
در این رساله با معرفی سقف های psscb متشکل از ترکیب ورق های فولادی ذوزنقه ای و تخته های سیمانی الیافی به عنوان سقف های پیش ساخته (سازگار با سیستم سازه ای قاب های فولادی سبک) به بررسی پارامترهای موثر بر صلبیت سقف، پرداخته می شود. در تحقیق حاضر ابتدا به مدل سازی دو نمونه سقف آزمایش شده، به روش اجزاء محدود با استفاده از نرم افزار تحلیلی abaqus ver 6.10 پرداخته شده است. نمونه های ساخته شده تحت اعما...
Buffer Design and Assignment for Structured ASIC
In modern VLSI design, interconnection delay dominates the circuit delay due to its heavy downstream capacitance. Buffer insertion is a widely used technique for splitting a long wire into several buffered wire segments for circuit performance improvement. In this paper, we investigate buffer insertion issues in structured ASIC design style. We design the layout for two dedicated buffers and ex...
متن کاملHigh-performance BiCMOS output buffer design strategies
This paper discusses design issues for high-performance BiCMOS output buffers, as required in T&Hs and data converters for advanced applications. We compare different topologies and analyze the main limitations. The best solution features a linearity better than -105 dB (HD3) at an input frequency of 100 MHz. The simulation results referred to a conventional 0.8 pm BiCMOS process cover a huge r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Acta Polytechnica CTU Proceedings
سال: 2016
ISSN: 2336-5382
DOI: 10.14311/app.2016.5.0017