Design of a Low Power and High Speed Comparator using MUX based Full Adder Cell for Mobile Communications
نویسندگان
چکیده
منابع مشابه
Design of a Low Power and High Speed Comparator using MUX based Full Adder Cell for Mobile Communications
Corresponding Author: G. Ramana Murthy Lecturer, Multimedia University, Faculty of Engineering and Technology, Melaka, Malaysia Email: [email protected] Abstract: This paper presents an implementation of comparator (1-bit) circuit using a MUX-6T based adder cell. MUX-6T full adder cell is designed with a combination of multiplexing control input and Boolean identities. The proposed compa...
متن کاملComparator Design Analysis using Efficient Low Power Full Adder
In today’s electronic industry, low power has emerged as principle theme. This reduction in power consumption and also in form of area, it makes the devices more reliable and efficient. So, CMOS technology has been developed which become best known for low power consumption and miniaturization in chip sizes. In a large-scale digital systems design, Comparator is a eminent to be the useful unit ...
متن کاملDesign of Low Power High Speed Hybrid Full Adder
In this paper, a proposed 1-bit hybrid full adder design employing both transmission gate logic and complementary metal– oxide–semiconductor (CMOS) logic is reported. The design is implemented for 1-bit Ripple Carry Adder and then is extended for 64-bit Ripple Carry Adder. The circuit is implemented using Mentor Graphics tools 130nm technology. The performance parameters such as delay, area, to...
متن کاملA Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units
In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...
متن کاملA Design of Low Power Low Area High Speed Full Adder Using GDI Technique
Full Adder is the basic building block for various arithmetic circuits such as compressors, multipliers, comparators and so on. 1-bit Full Adder cell is the important and basic block of an arithmetic unit of a system. Hence in order to improve the performance of the digital computer system one must improve the basic 1-bit full adder cell. In this, Full Adder is designed by using Hybrid-CMOS log...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: American Journal of Applied Sciences
سال: 2017
ISSN: 1546-9239
DOI: 10.3844/ajassp.2017.116.123